IP Library Granted Patent US 11,066,739
Granted Patent B2
US 11,066,739 · App. 16/285,297 · Granted Jul 20, 2021

Sputtering target, method for manufacturing sputtering target, and method for forming thin film

Inventors: Shunpei Yamazaki (Tokyo, JP); Tetsunori Maruyama (Kanagawa, JP); Yuki Imoto (Kanagawa, JP); Hitomi Sato (Kanagawa, JP); Masahiro Watanabe (Tochigi, JP); Mitsuo Mashiyama (Tochigi, JP); Kenichi Okazaki (Tochigi, JP); Motoki Nakashima (Kanagawa, JP); Takashi Shimazu (Tokyo, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
C23C14/3414B28B11/243C04B35/453C04B35/64C23C14/08C23C14/086C23C14/345H01L21/02565H01L21/02631H01L29/24H01L29/66969H01L29/7869C04B2235/3284C04B2235/3286C04B2235/76
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,066,739
App. No.
16/285,297
Granted
Jul 20, 2021
Kind
B2
Abstract

There have been cases where transistors formed using oxide semiconductors are inferior in reliability to transistors formed using amorphous silicon. Thus, in the present invention, a semiconductor device including a highly reliable transistor formed using an oxide semiconductor is manufactured. An oxide semiconductor film is deposited by a sputtering method, using a sputtering target including an oxide semiconductor having crystallinity, and in which the direction of the c-axis of a crystal is parallel to a normal vector of the top surface of the oxide semiconductor. The target is formed by mixing raw materials so that its composition ratio can obtain a crystal structure.

Claims (36)

1. A transistor comprising:

a gate electrode; and

an oxide semiconductor layer comprising a region overlapping with the gate electrode with a gate insulating film interposed therebetween,

wherein the oxide semiconductor layer comprises an In—Zn—O compound with an atomic ratio of In/Zn=1.5 to 15,

wherein the oxide semiconductor layer comprises a crystal region in which a c-axis is aligned in a range from 85° to 95° with respect to a top surface of the oxide semiconductor layer, and

wherein no grain boundary is found in the crystal region.

2. The transistor according to claim 1 , wherein the gate electrode is over the oxide semiconductor layer.

3. The transistor according to claim 1 , wherein the gate electrode is under the oxide semiconductor layer.

4. The transistor according to claim 1 , wherein a direction of an a-axis and a direction of a b-axis in the crystal region are different from those of another crystal region in the oxide semiconductor layer.

5. A transistor comprising:

a gate electrode; and

an oxide semiconductor layer comprising a region overlapping with the gate electrode with a gate insulating film interposed therebetween,

wherein the oxide semiconductor layer comprises an In—Zn—O compound with an atomic ratio of In/Zn=1.5 to 15,

wherein the oxide semiconductor layer comprises a crystal region in which a c-axis is aligned, and

wherein no grain boundary is found in the crystal region.

6. The transistor according to claim 5 , wherein the gate electrode is over the oxide semiconductor layer.

7. The transistor according to claim 5 , wherein the gate electrode is under the oxide semiconductor layer.

8. The transistor according to claim 5 , wherein a direction of an a-axis and a direction of a b-axis in the crystal region are different from those of another crystal region in the oxide semiconductor layer.

9. A transistor comprising:

a gate electrode; and

an oxide semiconductor layer comprising a region overlapping with the gate electrode with a gate insulating film interposed therebetween,

wherein the oxide semiconductor layer comprises an In—Zn—O compound with an atomic ratio of In/Zn=1.5 to 15,

wherein the gate electrode is over the oxide semiconductor layer,

wherein the oxide semiconductor layer comprises a high-resistance region which is overlapped with the gate electrode and a low-resistance region which is not overlapped with the gate electrode,

wherein the oxide semiconductor layer comprises a crystal region in which a c-axis is aligned in a range from 85° to 95° with respect to a top surface of the oxide semiconductor layer, and

wherein no grain boundary is found in the crystal region.

10. The transistor according to claim 9 , wherein a direction of an a-axis and a direction of a b-axis in the crystal region are different from those of another crystal region in the oxide semiconductor layer.

11. A transistor comprising:

a gate electrode; and

an oxide semiconductor layer comprising a region overlapping with the gate electrode with a gate insulating film interposed therebetween,

wherein the oxide semiconductor layer comprises an In—Zn—O compound with an atomic ratio of In/Zn=1.5 to 15,

wherein the gate electrode is over the oxide semiconductor layer,

wherein the oxide semiconductor layer comprises a high-resistance region which is overlapped with the gate electrode and a low-resistance region which is not overlapped with the gate electrode,

wherein the oxide semiconductor layer comprises a crystal region in which a c-axis is aligned, and

wherein no grain boundary is found in the crystal region.

12. The transistor according to claim 9 , wherein a direction of an a-axis and a direction of a b-axis in the crystal region are different from those of another crystal region in the oxide semiconductor layer.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR TAKASHI SHIMAZU DOC DATE PREVIOUSLY RECORDED ON REEL 048448 FRAME 0773. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2019
From: YAMAZAKI, SHUNPEI; MARUYAMA, TETSUNORI; IMOTO, YUKI; SATO, HITOMI; WATANABE, MASAHIRO; MASHIYAMA, MITSUO; OKAZAKI, KENICHI; NAKASHIMA, MOTOKI; SHIMAZU, TAKASHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 050277/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2019
From: YAMAZAKI, SHUNPEI; MARUYAMA, TETSUNORI; IMOTO, YUKI; SATO, HITOMI; WATANABE, MASAHIRO; MASHIYAMA, MITSUO; OKAZAKI, KENICHI; NAKASHIMA, MOTOKI; SHIMAZU, TAKASHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 048448/0773 →
Priority Claims (2)
JP 2011-128750 · Jun 8, 2011 · national
JP 2011-274954 · Dec 15, 2011 · national
Continuity (3)
Continuation 15189104 · Jun 22, 2016
Continuation 13488626 · Jun 5, 2012
Related Publication 20190185986A1 · Jun 20, 2019