IP Library Granted Patent US 11,114,470
Granted Patent B2
US 11,114,470 · App. 16/616,707 · Granted Sep 7, 2021

Semiconductor device, electronic component, and electronic device

Inventors: Shunpei Yamazaki (Setagaya, JP); Kiyoshi Kato (Atsugi, JP); Tomoaki Atsumi (Hadano, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1225H01L27/10802H01L27/1255
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,114,470
App. No.
16/616,707
Granted
Sep 7, 2021
Kind
B2
Abstract

A novel semiconductor device formed with single-polarity circuits using OS transistors is provided. Thus, connection between different layers in a memory circuit is unnecessary. This can reduce the number of connection portions and improve the flexibility of circuit layout and the reliability of the OS transistors. In particular, many memory cells are provided; thus, the memory cells are formed with single-polarity circuits, whereby the number of connection portions can be significantly reduced. Further, by providing a driver circuit in the same layer as the cell array, many wirings for connecting the driver circuit and the cell array can be prevented from being provided between layers, and the number of connection portions can be further reduced. An interposer provided with a plurality of integrated circuits can function as one electronic component.

Claims (37)

1. A semiconductor device comprising:

a cell array comprising a first memory cell and a second memory cell;

a first driver circuit configured to supply a selection signal; and

a second driver circuit configured to write or read out data,

wherein:

the first memory cell comprises a first transistor and a first capacitor electrically connected to each other,

the second memory cell comprises a second transistor and a second capacitor electrically connected to each other,

the first driver circuit comprises a third transistor,

the second driver circuit comprises a fourth transistor,

the first to fourth transistors each include a metal oxide in a channel thereof,

the first to fourth transistors have the same polarity, and

the channels of the first and second transistors are formed in a first semiconductor layer.

2. The semiconductor device according to claim 1 , further comprising:

a control circuit configured to control operations of the first and second driver circuits,

wherein the control circuit comprises a fifth transistor including a metal oxide in a channel thereof, and having the same polarity as the first to fourth transistors.

3. The semiconductor device according to claim 1 , wherein:

the first transistor comprises a first gate electrode and a first insulating layer in contact with a side surface of the first gate electrode,

the second transistor comprises a second gate electrode and a second insulating layer in contact with a side surface of the second gate electrode, and

the first semiconductor layer is electrically connected to a first conductive layer in contact with a side surface of the first or second insulating layer.

4. The semiconductor device according to claim 3 , wherein the first and second transistors each comprise a back gate formed of a second conductive layer.

5. The semiconductor device according to claim 3 , wherein:

the first semiconductor layer comprises a layer containing a metal in a surface thereof, and

the layer is formed in a region not overlapping with the first gate electrode, the second gate electrode, the first insulating layer, and the second insulating layer.

6. The semiconductor device according to claim 5 , wherein the metal is aluminum, ruthenium, titanium, tantalum, tungsten, or chromium.

7. An electronic component comprising:

a package substrate;

an interposer;

an integrated circuit;

the semiconductor device according to claim 1 ; and

a wiring,

wherein:

the integrated circuit, the semiconductor device, and the wiring are over the interposer,

the integrated circuit is electrically connected to the semiconductor device through the wiring, and

at least one of the integrated circuit and the semiconductor device is electrically connected to the package substrate through the interposer.

8. An electronic device comprising:

the electronic component according to claim 7 , and

at least one of a microphone, a speaker, and a camera.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 25, 2019
From: YAMAZAKI, SHUNPEI; KATO, KIYOSHI; ATSUMI, TOMOAKI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 051109/0907 →
Priority Claims (5)
JP JP2017-110472 · Jun 2, 2017 · national
JP JP2017-123211 · Jun 23, 2017 · national
JP JP2017-221517 · Nov 17, 2017 · national
JP JP2018-027614 · Feb 20, 2018 · national
JP JP2018-027730 · Feb 20, 2018 · national
Continuity (1)
Related Publication 20210134847A1 · May 6, 2021
Cited By (2)
US 12,432,979 US 12,538,475