IP Library › Granted Patent US 11,121,133
Granted Patent B2
US 11,121,133 · App. 17/023,611 · Granted Sep 14, 2021

Semiconductor device with fin transistors and manufacturing method of such semiconductor device

Inventor: Koichi Matsumoto (Kanagawa, JP)
Assignee: SONY CORPORATION
H01L27/0924H01L21/28079H01L21/28088H01L21/28097H01L21/82385H01L21/823814H01L21/823821H01L21/823828H01L21/823842H01L21/823864H01L27/092H01L27/0928H01L29/0649H01L29/0847H01L29/41783H01L29/42356H01L29/42376H01L29/4958H01L29/4966H01L29/4975H01L29/4983H01L29/517H01L29/6656H01L29/66545H01L29/66553
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,121,133
App. No.
17/023,611
Granted
Sep 14, 2021
Kind
B2
Abstract

A semiconductor device and method of making same. The semiconductor device includes: a first conductivity type transistor and a second conductivity type transistor, wherein each of the first conductivity type transistor and the second conductivity type includes a gate insulating film formed on a base, a metal gate electrode formed on the gate insulating film, and side wall spacers formed at side walls of the metal gate electrode, wherein the gate insulating film is made of a high dielectric constant material, and wherein offset spacers are formed between the side walls of the metal gate electrode and the inner walls of the side wall spacers in any one of the first conductivity type transistor and the second conductivity type transistor, or offset spacers having different thicknesses are formed in the first conductivity type transistor and the second conductivity type transistor.

Claims (7)

1. A semiconductor device comprising a first conductivity type transistor and a second conductivity type transistor, wherein:

the first conductivity type and the second conductivity type are different from each other;

each of the first conductivity type transistor and the second conductivity type transistors includes (i) a gate insulating layer defining a bottom surface and side surfaces of a concave space, and (ii) a metal gate electrode comprising a plurality of metal layers formed within the concave space; and

a gate length of the metal gate electrode of the first conductivity type transistor is different than a gate length of the metal gate electrode of the second conductivity type transistor.

2. The semiconductor device of claim 1 , wherein the gate insulating film is made of a high dielectric constant material.

3. The semiconductor device of claims comprising offset spacers between the side walls of the metal gate electrodes and the side surfaces of the of the gate insulating layers.

4. The semiconductor device of claim 3 , wherein the offset spacers in the first conductivity type transistor have a different thickness than the offset spacers in the second conductivity type transistor.

Priority Claims (1)
JP 2010-243251 · Oct 29, 2010 · national
Continuity (6)
Continuation 16443319 · Jun 17, 2019
Division 15588072 · May 5, 2017
Continuation 15080657 · Mar 25, 2016
Continuation 14709047 · May 11, 2015
Continuation 13278809 · Oct 21, 2011
Related Publication 20210005607A1 · Jan 7, 2021