IP Library Granted Patent US 11,145,464
Granted Patent B2
US 11,145,464 · App. 16/887,156 · Granted Oct 12, 2021

Multilayer ceramic capacitor and method of manufacturing the same

Inventors: Yeong Ju Choe (Suwon-si, KR); Min Woo Kim (Suwon-si, KR); Eun Jung Lee (Suwon-si, KR); Ki Pyo Hong (Suwon-si, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H01G4/30H01G4/005H01G4/1227H01G4/232
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,145,464
App. No.
16/887,156
Granted
Oct 12, 2021
Kind
B2
Abstract

A multilayer ceramic capacitor includes a ceramic body including an active portion that includes a dielectric layer and a plurality of internal electrodes overlapping each other across the dielectric layer, and cover portions formed above and below the active portion, and including first and second surfaces opposing each other, third and fourth surfaces connecting the first and second surfaces, and fifth and sixth surfaces connected to the first to fourth surfaces and opposing each other, and first and second side margin portions disposed on the first and second surfaces. In a cross-section of the ceramic body in a length-thickness (L-T) direction, a ratio Sd/Sc of an area Sd of a region except for the active portion to an overall area Sc of the cross-section is greater than 27 %.

Claims (37)

1. A multilayer ceramic capacitor comprising:

a ceramic body including an active portion including dielectric layers and a plurality of internal electrodes overlapping each other across the dielectric layers, and upper and lower cover portions formed above and below the active portion, respectively, and including first and second surfaces opposing each other, third and fourth surfaces connecting the first and second surfaces, and fifth and sixth surfaces connected to the first to fourth surfaces and opposing each other; and

first and second side margin portions disposed on the first and second surfaces,

wherein the plurality of internal electrodes include body portions, and lead portions that have a smaller width than the body portions and have an end portion in contact with the third or fourth surface;

wherein surfaces of the body portions are in contact with the first and second surfaces of the ceramic body and the first and second side margin portions are disposed on the surfaces of the body portions,

wherein, in a cross-section of the ceramic body in a length-thickness (L-T) direction, a ratio Sd/Sc of an area Sd of a region except for the active portion to an overall area Sc of the cross-section is greater than 27%,

wherein a ratio of a thickness of a region of the first or second side margin portion, contacting edges of the plurality of internal electrodes disposed as an outermost portion, to a thickness of a region of the first or second side margin portion, contacting edges of the plurality of internal electrodes disposed in a central portion among the plurality of internal electrodes, is within a range from 0.9 and 1.0, and

wherein a ratio of a thickness of an outermost region of the first or second side margin portion, contacting an edge of the ceramic body, to the thickness of the region of the first or second side margin portion, contacting the edges of the plurality of internal electrodes disposed in the central portion among the plurality of internal electrodes, is within a range from 0.9 and 1.0.

2. The multilayer ceramic capacitor of claim 1 , wherein, in the cross-section of the ceramic body in the length-thickness (L-T) direction, the ratio Sd/Sc of the area Sd of the region except for the active portion to the overall area Sc of the cross-section is equal to or greater than 29 %.

3. The multilayer ceramic capacitor of claim 2 , wherein one of the dielectric layers has a thickness equal to or less than 0.4 μm.

4. The multilayer ceramic capacitor of claim 3 , wherein one of the plurality of internal electrodes has a thickness equal to or less than 0.4 μm.

5. The multilayer ceramic capacitor of claim 1 , wherein the end portions of the lead portions in contact with the third or fourth surface are spaced apart from the first and second surfaces of the ceramic body.

6. The multilayer ceramic capacitor of claim 1 , wherein each of the upper and lower cover portions has a thickness equal to or less than 20 μm.

7. The multilayer ceramic capacitor of claim 1 , wherein a number of the plurality of internal electrodes is 400 or more.

8. The multilayer ceramic capacitor of claim 1 , wherein the first and second side margin portions have an average thickness within a range from 2 μm and 10 μm.

9. The multilayer ceramic capacitor of claim 1 , wherein the cross-section of the ceramic body in the length-thickness (L-T) direction is in a region between width-direction opposite ends of the body portions of the plurality of internal electrodes and between width-direction opposite ends of the lead portions.

10. The multilayer ceramic capacitor of claim 1 , wherein the upper cover portion has a thickness equal to or less than 20 μm.

11. The multilayer ceramic capacitor of claim 1 , wherein the lower cover portion has a thickness equal to or less than 20 μm.

12. The multilayer ceramic capacitor of claim 1 , wherein one of the plurality of internal electrodes has a thickness equal to or less than 0.4 μm.

13. The multilayer ceramic capacitor of claim 1 , wherein one of the dielectric layers has a thickness equal to or less than 0.4 μm.

14. The multilayer ceramic capacitor of claim 13 , wherein one of the plurality of internal electrodes has a thickness equal to or less than 0.4 μm.

15. The multilayer ceramic capacitor of claim 13 , wherein each of the upper and lower cover portions has a thickness equal to or less than 20 μm.

16. The multilayer ceramic capacitor of claim 13 , wherein the first and second side margin portions have an average thickness within a range from 2 μm and 10 μm.

17. A multilayer ceramic capacitor comprising:

a ceramic body including an active portion including dielectric layers and a plurality of internal electrodes overlapping each other across the dielectric layers, and upper and lower cover portions formed above and below the active portion, respectively, and including first and second surfaces opposing each other, third and fourth surfaces connecting the first and second surfaces, and fifth and sixth surfaces connected to the first to fourth surfaces and opposing each other; and

first and second side margin portions disposed on the first and second surfaces,

wherein the plurality of internal electrodes include body portions, and lead portions that have a smaller width than the body portions and have an end portion in contact with the third or fourth surface;

wherein surfaces of the body portions are in contact with the first and second surfaces of the ceramic body and the first and second side margin portions are disposed on the surfaces of the body portions,

wherein, in a cross-section of the ceramic body in a length-thickness (L-T) direction, a ratio Sd/Sc of an area Sd of a region except for the active portion to an overall area Sc of the cross-section is greater than 27%,

wherein the cross-section of the ceramic body in the length-thickness (L-T) direction is a cross-section in a region between width-direction opposite ends of the body portions of the plurality of internal electrodes and between a portion of width-direction opposite ends of the lead portions,

wherein a ratio of a thickness of a region of the first or second side margin portion, contacting edges of the plurality of internal electrodes disposed as an outermost portion, to a thickness of a region of the first or second side margin portion, contacting edges of the plurality of internal electrodes disposed in a central portion among the plurality of internal electrodes, is within a range from 0.9 and 1.0,

wherein a ratio of a thickness of a region of the first or second side margin portion, contacting an edge of the ceramic body, to the thickness of the region of the first or second side margin portion, contacting the edges of the plurality of internal electrodes disposed in the central portion among the plurality of internal electrodes, is within a range from 0.9 and 1.0,

wherein each of the upper and lower cover portions has a thickness equal to or less than 20 μm, and

an average thickness of the first side margin portion and the second side margin portion is between 2 μm and 10 μm.

18. The multilayer ceramic capacitor of claim 17 , wherein one of the plurality of internal electrodes has a thickness equal to or less than 0.4 μm.

19. The multilayer ceramic capacitor of claim 17 , wherein one of the dielectric layers has a thickness equal to or less than 0.4 μm.

20. The multilayer ceramic capacitor of claim 19 , wherein one of the plurality of internal electrodes has a thickness equal to or less than 0.4 μm.

Priority Claims (1)
KR 10-2018-0094924 · Aug 14, 2018 · national
Continuity (2)
Continuation 16168576 · Oct 23, 2018
Related Publication 20200294721A1 · Sep 17, 2020
Cited By (1)
US 12,431,287