IP Library Granted Patent US 11,158,558
Granted Patent B2
US 11,158,558 · App. 16/464,547 · Granted Oct 26, 2021

Package with underfill containment barrier

Inventors: Rahul Jain (Chandler, AZ); Kyu Oh Lee (Chandler, AZ); Siddharth K. Alur (Chandler, AZ); Wei-Lun K. Jen (Chandler, AZ); Vipul V. Mehta (Chandler, AZ); Ashish Dhall (Chandler, AZ); Sri Chaitra J. Chavali (Chandler, AZ); Rahul N. Manepalli (Chandler, AZ); Amruthavalli P. Alur (Tempe, AZ); Sai Vadlamani (Chandler, AZ)
Assignee: Intel Corporation
H01L23/3185H01L21/4853H01L21/4857H01L21/563H01L23/3128H01L23/49816H01L23/5381H01L23/5383H01L23/5386H01L23/53295H01L24/06H01L24/13H01L24/16H01L24/81H01L25/0655H01L25/0657H01L2224/16227H01L2224/81H01L2224/83051H01L2924/18161
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,158,558
App. No.
16/464,547
Granted
Oct 26, 2021
Kind
B2
Abstract

An apparatus is provided which comprises: a substrate, a die site on the substrate to couple with a die, a die side component site on the substrate to couple with a die side component, and a raised barrier on the substrate between the die and die side component sites to contain underfill material disposed at the die site, wherein the raised barrier comprises electroplated metal. Other embodiments are also disclosed and claimed.

Claims (42)

1. An apparatus comprising:

one or more integrated circuit die(s); and

a substrate, wherein the substrate comprises:

a plurality of dielectric layers;

one or more integrated circuit die site(s);

one or more die side component site(s); and

a raised metal barrier between the integrated circuit die site(s) and die side component site(s) to contain underfill material disposed at the integrated circuit die site(s), wherein the raised metal barrier comprises electroplated copper, and wherein the raised metal barrier further comprises anchors within a dielectric layer.

2. The apparatus of claim 1 , wherein the raised metal barrier comprises discontinuous segments.

3. The apparatus of claim 2 , wherein the discontinuous segments form a rectangle.

4. The apparatus of claim 1 , further comprising an embedded interconnect bridge (EMIB) in the dielectric layers communicatively coupling adjacent integrated circuit die sites.

5. The apparatus of claim 1 , wherein the raised metal barrier further comprises a height of about 18 um and a width of between about 45 um and 200 um.

6. A system comprising:

a display subsystem;

a wireless communication interface; and

an integrated circuit package, the integrated circuit package comprising:

one or more integrated circuit die(s); and

a substrate coupled with the die(s), wherein the substrate comprises:

a plurality of dielectric layers;

a plurality of integrated circuit die site(s);

a plurality of die side components site(s); and

a raised metal barrier surrounding the integrated circuit die sites, the raised metal barrier between the integrated circuit die and die side component sites to contain underfill material disposed at the integrated circuit die site(s), wherein the raised metal barrier comprises electroplated copper, and wherein the raised metal barrier further comprises anchors within a dielectric layer.

7. The system of claim 6 , wherein the raised metal barrier comprises discontinuous segments.

8. The system of claim 7 , wherein the discontinuous segments comprise gaps at corners of a rectangle.

9. The system of claim 6 , further comprising an embedded interconnect bridge (EMIB) in the dielectric layers communicatively coupling adjacent integrated circuit die sites.

10. The system of claim 6 , wherein the raised metal barrier further comprises a height of about 18 um and a width of between about 45 um and 200 um.

11. A method comprising:

forming a substrate;

forming one or more die site(s) on the substrate;

forming one or more die side component site(s) on the substrate; and

forming a raised metal barrier between the the one or more die sites and die side component sites to contain underfill material disposed at the integrated circuit die site(s), wherein the raised metal barrier comprises electroplated copper, and wherein forming the raised metal barrier comprises:

creating a plurality of surface routing openings on the substrate;

plating the surface routing openings to form anchors; and

electroplating over the anchors with copper.

12. The method of claim 11 , wherein forming the raised metal barrier comprises:

forming a metal barrier width of between about 45 um and 200 um; and

forming a metal barrier height of about 18 um.

13. The method of claim 11 , wherein forming the substrate comprises embedding an interconnect bridge below a substrate surface to communicatively couple two adjacent die sites.

14. The method of claim 11 , wherein forming the raised metal barrier comprises forming discontinuous segments.

15. The method of claim 14 , wherein forming discontinuous segments comprises forming segments with gaps at angular intersection of segments.

16. The method of claim 15 , further comprising:

attaching one or more die(s) to the die site(s); and

adding underfill material under the one or more die(s).

Continuity (1)
Related Publication 20210111088A1 · Apr 15, 2021
Cited By (1)
US 12,327,773