IP Library › Granted Patent US 11,189,523
Granted Patent B2
US 11,189,523 · App. 16/439,690 · Granted Nov 30, 2021

Semiconductor structure and fabrication method thereof

Inventors: Shing-Yih Shih (New Taipei, TW); Mao-Ying Wang (New Taipei, TW); Hung-Mo Wu (New Taipei, TW)
Assignee: NANYA TECHNOLOGY CORPORATION
H01L21/76804H01L21/76805H01L21/76883H01L23/3192H01L23/5226
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,189,523
App. No.
16/439,690
Granted
Nov 30, 2021
Kind
B2
Abstract

A method of forming a semiconductor structure includes the following steps. A dielectric layer is formed over a conductive line. A photoresist layer is formed over the dielectric layer. The photoresist layer is patterned to form a mask feature and an opening is defined by the mask feature. The opening has a bottom portion and a top portion communicated to the bottom portion, and the top portion is wider than the bottom portion. The dielectric layer is etched to form a via hole in the dielectric layer using the mask feature as an etch mask, such that the via hole has a bottom portion and a tapered portion over the bottom portion. The conductive material is filled in the via hole to form a conductive via.

Claims (9)

1. A method, comprising:

forming a dielectric layer over a conductive line;

forming a photoresist layer over the dielectric layer;

patterning the photoresist layer to form a mask feature and an opening defined by the mask feature, wherein the opening has a bottom portion and a top portion communicated to the bottom portion, the top portion of the opening is wider than the bottom portion of the opening, and the top portion of the opening and the bottom portion of the opening together form a step at a sidewall of the opening of the mask feature;

etching the dielectric layer to form a via hole in the dielectric layer using the mask feature as an etch mask, such that the via hole has a bottom portion, a top portion over the bottom portion, and a tapered portion between the bottom portion and the top portion, wherein the tapered portion of the via hole has a width variation greater than that of the bottom and top portions of the via hole, the tapered portion of the via hole has an inclined sidewall, and the top portion of the via hole has a sidewall extending upwards from the inclined sidewall of the tapered portion of the via hole;

deepening the via hole such that a recess is formed within the conductive line; and

filling a conductive material in the via hole and the recess to form a conductive via, such that the conductive via comprises a bottom portion, a top portion, and a tapered portion between the bottom and top portions, wherein the dielectric layer laterally surrounds the top portion of the conductive via, the tapered portion of the conductive via, and a top of the bottom portion of the conductive via, and the conductive line laterally surrounds a bottom of the bottom portion of the conductive via.

2. The method of claim 1 , wherein the photoresist layer is patterned by using a photomask having a light semi-transmissive portion between a light transmissive portion and a light shielding portion.

3. The method of claim 1 , wherein the mask feature has an outer portion and an inner portion wider than the outer portion, and the inner portion is in contact with the dielectric layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2019
From: SHIH, SHING-YIH; WANG, MAO-YING; WU, HUNG-MO
To: NANYA TECHNOLOGY CORPORATION
Reel/Frame 049453/0173 →
Continuity (1)
Related Publication 20200395242A1 · Dec 17, 2020
Cited By (1)
US 12,431,389