IP Library › Granted Patent US 12,431,389
Granted Patent B2
US 12,431,389 · App. 17/877,500 · Granted Sep 30, 2025

Superconductive interconnect structure

Inventors: Anna Yurievna Herr (Leuven, BE); Quentin Paul Herr (Leuven, BE); Zsolt Tokei (Leuven, BE); Anshul Gupta (Leuven, BE)
Assignee: IMEC VZW
H01L21/76897H01L21/76885H01L23/5226H01L23/53285
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,431,389
App. No.
17/877,500
Granted
Sep 30, 2025
Kind
B2
Abstract

A method for forming a superconducting interconnect structure, comprising: providing a substrate, forming a superconductive layer, forming a layer of a first dielectric material, removing parts of the layer of the first dielectric material and of the superconductive layer so as to form a pattern comprising a first set of line structures comprising: a first set of superconductive line structures, and a first set of line structures made of the first dielectric material, forming a second dielectric material between the line structures of the first set, forming a layer formed of a third dielectric material, providing a patterned mask, transferring the pattern into the first dielectric material and into the layer formed of the third dielectric material, so as to form the at least one via hole, removing the patterned mask, and forming a superconductive material layer so as to form at least one via.

Claims (52)

1. A method for forming a superconducting interconnect structure of an integrated circuit, comprising:

a. forming a first entity on a substrate by:

a1. providing a substrate,

a2. forming a first superconductive layer of a first superconductive material having a first critical temperature on the substrate,

a3. forming a layer of a first dielectric material over the first superconductive layer,

a4. removing parts of the layer of the first dielectric material and of the first superconductive layer, said parts extending from a bottom surface of the first superconductive layer to a top surface of the first dielectric material, so as to form a pattern comprising a first set of line structures having a top surface, comprising:

a first set of superconductive line structures, and

a first set of line structures made of the first dielectric material, aligned with and overlying the first set of superconductive line structures, and comprising the top surface,

a5. forming a second dielectric material, different from the first dielectric material, over and between the line structures of the first set,

a6. planarizing the second dielectric material so that a top surface of the second dielectric material is coplanar with the top surface of the first set of line structures, and thereafter

a7. forming a layer formed of a third dielectric material over the first set of line structures and the second dielectric material,

thereby forming the first entity,

b. providing a patterned mask over the first entity, the pattern comprising at least one opening overlapping with an underlying superconductive line structure of the first set of superconductive line structures for forming at least one via hole in the first dielectric material and the layer formed of the third dielectric material,

c. transferring the pattern of the patterned mask into the first dielectric material and into the layer formed of the third dielectric material, so as to form the at least one via hole extending through the first dielectric material and the layer formed of the third dielectric material, thereby exposing part of the underlying superconductive line structure,

d. removing the patterned mask, thereby exposing a perforated surface, and

e. forming a superconductive unit made of one or more superconductive materials, each having a critical temperature within 1K of the first critical temperature, over the perforated surface thereby also forming at least one via by filling the at least one via hole, the at least one via extending through the first dielectric material and the layer formed of the third dielectric material, such that the formed superconductive unit physically contacts the underlying first set of superconductive line structures.

2. The method according to claim 1 , further comprising, after step a7., and before step b.:

a7′.: forming a hard mask layer over the first set of line structures, the second dielectric material, and the third dielectric material,

wherein, in step b., the patterned mask is provided over the hard mask layer,

wherein, in a step b1., after step b. and before step c., the pattern of the patterned mask is transferred into the hard mask layer,

wherein, in step c., transferring the pattern of the patterned mask into the first dielectric material and into the layer formed of the third dielectric material, comprises transferring said pattern from the patterned hard mask layer into the layer formed of the third dielectric material and into the first dielectric material, and

wherein step d. further comprises removing the patterned hard mask layer.

3. The method according to claim 1 , comprising providing, after step e., a second entity over the superconductive unit, comprising the steps of:

f. forming a layer of a fourth dielectric material over the superconductive unit,

g. removing parts of the layer of the fourth dielectric material and of the superconductive unit so as to form a pattern comprising a second set of line structures, comprising:

a second set of superconductive line structures, and

a second set of line structures made of the fourth dielectric material, aligned with and overlying the second set of superconductive line structures, thereby providing the second entity over the first entity.

4. The method according to claim 3 , wherein step e. consists of depositing a second superconductive layer made of a single second superconductive material having a critical temperature within 1K of the first critical temperature over the perforated surface so as to fill the at least one via hole extending through the first dielectric material and the layer formed of the third dielectric material and such that the deposited second superconductive layer physically contacts the underlying first set of superconductive line structures, and wherein step f. is performed directly after step e.

5. The method according to claim 1 , wherein step e. comprises:

e1. Forming a first part of the superconductive unit by depositing a second superconductive layer, made of a single superconductive material having a critical temperature within 1K of the first critical temperature, over the perforated surface so as to form at least one via by filling the at least one via hole, the at least one via extending through the first dielectric material, and extending through the layer formed of the third dielectric material, such that the formed second superconductive layer physically contacts the underlying first set of superconductive line structures,

e2. planarizing the deposited second superconductive layer so as to remove a top portion of the second superconductive layer without removing the at least one via, and

e3. Forming a second part of the superconductive unit by depositing a third superconductive layer, made of a single third superconductive material having a critical temperature within 1K of the first critical temperature, on the planarized second superconductive layer.

6. The method according to claim 5 , wherein step e2. comprises using chemical mechanical polishing and/or etching.

7. The method according to claim 1 , wherein the materials forming the first set of superconductive line structures and the superconductive unit are independently selected from MoN, Nb 3 Sn, NbTi, Nb, NbTiN and NbN.

8. The method according to claim 1 , wherein the at least one via hole in the first dielectric material and in the layer formed of the third dielectric material, has an aspect ratio of at most 0.5.

9. The method according to claim 1 , comprising the following steps after step a. and before step b., or after step e. and before step f., when present:

h. providing a third patterned mask over the first entity, the pattern comprising at least one further opening overlapping with an underlying superconductive line structure of the first set of superconductive line structures for forming at least one further via hole in the first dielectric material and the layer formed of the third dielectric material,

i. transferring the pattern of the third patterned mask into the first dielectric material and the layer formed of the third dielectric material, so as to form at least one further via hole extending through the first dielectric material and the layer formed of the third dielectric material exposing part of the underlying superconductive line structure,

j. removing the third patterned mask so as to expose a second perforated surface, and

k. depositing a resistive material, the resistive material having a resistivity of at least 100 μΩ·cm at a temperature of 1K, over the second perforated surface so as to fill the at least one further via hole extending through the first dielectric material and the layer formed of the third dielectric material and such that the deposited resistive material contacts physically the underlying superconductive line structure.

10. The method according to claim 9 , wherein said resistive material consists of the same chemical elements as the superconductive line structures, wherein a chemical composition of the resistive material is different from a chemical composition of the first superconductive material.

11. The method according to claim 1 , wherein the first dielectric material is silicon nitride and wherein the second dielectric material is silicon oxide.

12. The method according to claim 1 , wherein step e. comprises a step of depositing the superconductive material layer by physical vapor deposition.

13. The method according to claim 12 , wherein step a2. is performed by physical vapor deposition.

14. A superconducting interconnect structure formable by the method according to claim 1 , the interconnect structure comprising a first entity comprising:

i. a first set of line structures having a top surface, comprising:

a first set of superconductive line structures,

a first set of lines structures made of a first dielectric material, aligned with and overlying the first set of superconductive line structures, and comprising the top surface, and

ii. a second dielectric material, different from the first dielectric material, between the line structures of the first set having a top surface coplanar with the top surface of the first set of line structures, and

iii. a third dielectric material overlying the first set of line structures and the second dielectric material,

and wherein a via extends through the first dielectric material and the layer formed of the third dielectric material, wherein the via comprises a superconducting material physically contacting the underlying superconductive line structure.

15. The superconducting interconnect structure according to claim 14 , wherein the at least one via in the first dielectric material and in the layer formed of the third dielectric material, has an aspect ratio of at most 0.5.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2022
From: HERR, ANNA YURIEVNA; HERR, QUENTIN PAUL; TOKEI, ZSOLT; GUPTA, ANSHUL
To: IMEC VZW
Reel/Frame 060676/0366 →
Continuity (1)
Related Publication 20240038589A1 · Feb 1, 2024
References Cited (14)
US 9859161B2 · Boemmels et al. · 2018 [cited by applicant]
US 10312142B2 · Kirby · 2019 [cited by examiner]
US 10692759B2 · Jiang et al. · 2020 [cited by applicant]
US 11189523B2 · Shih · 2021 [cited by examiner]
US 20200144476A1 · Huang et al. · 2020 [cited by applicant]
Akaike et al., “Fabrication of NbTiN/Al-AlNX/NbTiN Josephson Junctions for Superconducting Circuits Operating Around 10 K”, IEEE Transactions on Applied Superconductivity, vol. 26, No. 5, Aug. 13, 2016, 5 pages. [cited by applicant]
Buijtendorp et al., “Hydrogenated Amorphous Silicon Carbide: A Low-loss Deposited Dielectric for Microwave to Submillimeter Wave Superconducting Circuits,” Physical Review Applied, vol. 18, No. 6, as early as Dec. 1, 20… [cited by applicant]
Grigoras et al., “Superconducting TiN Through-Silicon-Vias For Quantum Technology,” 2019 IEEE 21st Electronics Packaging Technology Conference (EPTC), Dec. 4-6, 2019, pp. 81-82. [cited by applicant]
Villégier et al, “Integration of Planarized Internally-Shunted Submicron NbN Junctions,” IEEE Transactions on Applied Superconductivity, vol. 21, No. 3, as early as Jun. 1, 2011, pp. 102-106. [cited by applicant]
Yost et al, “Solid-State Qubits Integrated With Superconducting Through-Silicon Vias,” npj Quantum Information, vol. 6 No. 59, Jul. 3, 2020, 7 pages. [cited by applicant]
International Search Report from corresponding PCT Application No. PCT/EP2023/071066, Oct. 24, 2023. [cited by applicant]
Murdoch G. et al., “First demonstration of Two Metal Level Semi-damascene Interconnects with Fully Self-aligned Vias at 18MP”, 2022 IEEE Symposium on VLSI Technology amd Circuits (VLSI Technology and Circuits), IEEE, Ju… [cited by applicant]
Murdoch Gayle et al., “Feasibility study of fully self aligned vias for 5nm node BEOL”, 2017 IEEE International Interconnect Technology Congerence (IITC), IEEE, May 16, 2017, pp. 1-4. [cited by applicant]
Pokhrel Ankit et al., “Towards Enabling Two Metal Level Semi-Damascene Interconnects for Superconducting Digital Logic: Fabrication, Characterization and Electrical Measurements of Superconducting NBxTi (1-x)N”, 2023 IE… [cited by applicant]