IP Library Granted Patent US 11,218,163
Granted Patent B2
US 11,218,163 · App. 17/039,893 · Granted Jan 4, 2022

Memory system and information processing system

Inventors: Keiri Nakanishi (Kawasaki Kanagawa, JP); Youhei Fukazawa (Kawasaki Kanagawa, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H03M7/3059G06F3/0623G06F3/0659G06F3/0679G06F12/0238G06F9/544
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,218,163
App. No.
17/039,893
Granted
Jan 4, 2022
Kind
B2
Abstract

A memory system includes a nonvolatile memory, an interface circuit, and a controller configured to upon receipt of a plurality of write commands for storing write data in the nonvolatile memory via the interface circuit, acquire compression-ratio information about the write data associated with each write command, determine a compression ratio of each write data based on the acquired compression-ratio information, and determine an execution order of the write commands based on the determined compression ratio.

Claims (35)

1. An information processing system comprising:

a host; and

a memory system including a nonvolatile memory and a controller configured to control the nonvolatile memory, wherein

the host is configured to issue a plurality of write commands, each of the write commands specifying write data and compression-ratio information about the write data, and

the controller is configured to, upon receipt of the plurality of write commands, acquire the compression-ratio information about each write command, and determine a compression ratio of each write data based on the acquired compression-ratio information.

2. The information processing system according to claim 1 , wherein the controller is configured to determine an execution order of the write commands based on the determined compression ratio.

3. The information processing system according to claim 2 , wherein

the write commands include first, second, and third write commands issued in this order and associated with first, second, and third write data, respectively, and

upon receipt of the write commands and the first, second, and third write data, the controller determines the execution order of the write commands for the nonvolatile memory to be different from the issued order of the write commands if the first and second write data cannot be stored in a predetermined storage area and the first and third write data or the second and third write data can be stored in the predetermined storage area.

4. The information processing system according to claim 3 , wherein the controller comprises a buffer memory, and the predetermined storage area is allocated in the buffer memory.

5. The information processing system according to claim 1 , wherein the compression-ratio information of a write data indicates an entropy of the write data.

6. The information processing system according to claim 5 , wherein the host is configured to calculate the entropy of each write data.

7. The information processing system according to claim 5 , wherein the memory system includes a volatile memory in which the compression ratio is stored in association with the entropy.

8. The information processing system according to claim 1 , wherein the host is configured to set the compression-ratio information in a predetermined field of each write command.

9. The information processing system according to claim 8 , wherein the write commands conform to an NVMe standard.

10. The information processing system according to claim 1 , wherein the host is configured to determine the compression-ratio information.

11. The information processing system according to claim 10 , wherein the host is configured to determine the compression-ratio information based on the write data.

12. An information processing system comprising:

a host; and

a memory system including a nonvolatile memory and a controller configured to control the nonvolatile memory, wherein

the host is configured to issue a plurality of write commands, each of the write commands specifying write data, and

the controller is configured to, upon receipt of the plurality of write commands, compress the write data associated with each write command, determine a data size of each compressed write data, and determine an execution order of the write commands based on the determined data size.

13. The information processing system according to claim 12 , wherein the memory system includes a buffer memory in which the compressed write data is stored.

14. The information processing system according to claim 12 , wherein

the controller is further configured to determine whether each write data can be compressed, and to determine the data size only when the write data can be compressed.

15. The information processing system according to claim 14 , wherein the controller is configured to determine whether each write data can be compressed based on a predetermined field of the corresponding write command.

16. The information processing system according to claim 15 , wherein the write commands conform to an NVMe standard.

17. An information processing system comprising:

a host; and

a memory system including a nonvolatile memory and a controller configured to control the nonvolatile memory, wherein

the host is configured to issue a plurality of write commands, each of the write commands specifying write data,

the controller is configured to, upon receipt of the plurality of write commands, determine whether the write data associated with each write command can be compressed based on a predetermined field of the write command, compress each write data that can be compressed, determine a data size of the compressed write data and a data size of the uncompressed write data, and determine an execution order of the write commands based on the determined data size.

18. The information processing system according to claim 17 , wherein the write commands conform to an NVMe standard.

19. The information processing system according to claim 18 , wherein the controller determines that the write data can be compressed when the predetermined field of the write command is 0.

20. The information processing system according to claim 19 , wherein the controller determines that the write data cannot be compressed when the predetermined field of the write command is 1.

Priority Claims (1)
JP JP2019-050997 · Mar 19, 2019 · national
Continuity (2)
Continuation 16549371 · Aug 23, 2019
Related Publication 20210021280A1 · Jan 21, 2021