IP Library Granted Patent US 11,271,086
Granted Patent B2
US 11,271,086 · App. 16/877,317 · Granted Mar 8, 2022

Semiconductor device and manufacturing method thereof

Inventors: Chih-Han Lin (Hsinchu, TW); Shih-Chang Tsai (Hsinchu, TW); Wen-Shuo Hsieh (Taipei, TW); Te-Yung Liu (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H01L29/4908H01L21/02104H01L21/82345H01L21/82385H01L21/823431H01L21/823437H01L21/823456H01L21/823481H01L21/823821H01L21/823828H01L21/823842H01L21/823864H01L21/845H01L27/04H01L27/0886H01L27/1211H01L29/7853H01L29/7869H01L51/5203
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,271,086
App. No.
16/877,317
Granted
Mar 8, 2022
Kind
B2
Abstract

A semiconductor device includes plurality of fin structures extending in first direction on semiconductor substrate. Fin structure's lower portion is embedded in first insulating layer. First gate electrode and second gate electrode structures extend in second direction substantially perpendicular to first direction over of fin structures and first insulating layer. The first and second gate electrode structures are spaced apart and extend along line in same direction. First and second insulating sidewall spacers are arranged on opposing sides of first and second gate electrode structures. Each of first and second insulating sidewall spacers contiguously extend along second direction. A second insulating layer is in region between first and second gate electrode structures. The second insulating layer separates first and second gate electrode structures. A third insulating layer is in region between first and second gate electrode structures. The third insulating layer is formed of different material than second insulating layer.

Claims (38)

1. A semiconductor device comprising:

fin structures extending in a first direction disposed on a semiconductor substrate;

a first gate electrode structure and a second gate electrode structure extending in a second direction substantially perpendicular to the first direction, each gate electrode structure disposed over at least one fin structure of the fin structures, wherein the first gate electrode structure and second gate electrode structure are spaced apart from each other and extend along a same line in a same direction;

first and second insulating sidewall spacers arranged on opposing side surfaces of both of the first and second gate electrode structures;

a first insulating layer disposed in a region between the first gate electrode structure and the second gate electrode structure;

a second insulating layer disposed in the region between the first gate electrode structure and second gate electrode structure,

wherein a length H 2 of the second insulating layer between the first gate electrode structure and the second gate electrode structure is less than a length H 1 of the first insulating layer between the first gate electrode structure and the second gate electrode structure in plan view.

2. The semiconductor device of claim 1 , wherein the second insulating layer is formed of a material selected from the group consisting of silicon nitride, silicon oxynitride, silicon carbide, silicon oxycarbide, and SiCON.

3. The semiconductor device of claim 1 , wherein the length of H 1 ranges from 1 nm to 200 nm.

4. The semiconductor device of claim 1 , wherein the first insulating layer and the second insulating layer are formed of different materials.

5. The semiconductor device of claim 4 , wherein the first insulating layer is formed of a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon carbide, silicon oxycarbide, and SiCON.

6. The semiconductor device of claim 1 , wherein the first insulating layer extends into the first and second insulating sidewall spacers as seen in plan view.

7. The semiconductor device of claim 1 , wherein the first and second insulating sidewall spacers are formed of a different material than the second insulating layer.

8. The semiconductor device of claim 7 , wherein the first and second insulating sidewall spacers are formed of a material selected from the group consisting of silicon carbide, silicon oxycarbide, and SiCON.

9. A semiconductor device comprising:

a plurality of fin structures extending in a first direction disposed on a semiconductor substrate;

a first gate electrode structure and a second gate electrode structure extending in a second direction substantially perpendicular to the first direction disposed over the plurality of fin structures, wherein the first gate electrode structure and second gate electrode structure are spaced apart from each other and extend along a line in a same direction;

first and second insulating sidewall spacers arranged on opposing side surfaces of the first and second gate electrode structures;

a first insulating layer disposed in a region between the first gate electrode structure and the second gate electrode structure;

a second insulating layer disposed in the region between the first gate electrode structure and second gate electrode structure,

wherein the first insulating layer extends from an edge portion of the second insulating layer into the first and second insulating sidewall spacers in plan view.

10. The semiconductor device of claim 9 , wherein the second insulating layer is formed of a material selected from the group consisting of silicon nitride, silicon oxynitride, silicon carbide, silicon oxycarbide, and SiCON.

11. The semiconductor device of claim 9 , wherein the first insulating layer and the second insulating layer are formed of different materials.

12. The semiconductor device of claim 11 , wherein the first insulating layer is formed of a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon carbide, silicon oxycarbide, and SiCON.

13. The semiconductor device of claim 9 , wherein the first insulating layer extends into the first and second insulating sidewall spacers as seen in plan view.

14. The semiconductor device of claim 9 , wherein the first and second insulating sidewall spacers are formed of a different material than the second insulating layer.

15. The semiconductor device of claim 14 , wherein the first and second insulating sidewall spacers are formed of a material selected from the group consisting of silicon carbide, silicon oxycarbide, and SiCON.

16. A semiconductor device comprising:

a first gate electrode structure disposed over a first fin structure and a second gate electrode structure disposed over a second fin structure,

wherein the first gate electrode structure and second gate electrode structure are spaced apart from each other and extend along a line in a same direction;

first and second insulating sidewall spacers arranged on opposing side surfaces of the first and second gate electrode structures;

a first insulating layer disposed in a region between the first gate electrode structure and the second gate electrode structure;

a second insulating layer disposed in the region between the first gate electrode structure and second gate electrode structure,

wherein the first insulating layer surrounds a portion of the second insulating layer and the first insulating layer extends into the first and second insulating sidewall spacers in plan view.

17. The semiconductor device of claim 16 , wherein the second insulating layer is formed of a material selected from the group consisting of silicon nitride, silicon oxynitride, silicon carbide, silicon oxycarbide, and SiCON.

18. The semiconductor device of claim 16 , wherein the first insulating layer and the second insulating layer are formed of different materials.

19. The semiconductor device of claim 18 , wherein the first insulating layer is formed of a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon carbide, silicon oxycarbide, and SiCON.

20. The semiconductor device of claim 16 , wherein the first insulating layer extends into the first and second insulating sidewall spacers as seen in plan view.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2022
From: LIN, CHIH-HAN; TSAI, SHIH-CHANG; HSIEH, WEN-SHUO; LIU, TE-YUNG
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 058804/0626 →
Continuity (4)
Continuation 16383542 · Apr 12, 2019
Division 15726113 · Oct 5, 2017
Provisional Application 62489205 · Apr 24, 2017
Related Publication 20200279934A1 · Sep 3, 2020
Cited By (1)
US 12,660,306