Semiconductor device
A semiconductor device includes an arrive pattern including a channel region. The channel region is disposed between first and second source/drain patterns that are spaced apart from each other in a first direction. The channel region is configured to connect the first and second source/drain patterns to each other. A gate electrode is disposed on a bottom surface of the active pattern and is disposed between the first and second source/drain patterns. An upper interconnection line is disposed on a top surface of the active pattern opposite to the bottom surface of the active pattern and is connoted to the first source/drain pattern.
1. A semiconductor device, comprising:
an active pattern including a channel region, the channel region disposed between first and second source/drain patterns that are spaced apart from each other in a first direction, the first and second source/drain patterns including impurities of a first conductivity type the channel region configured to connect the first and second source/drain patterns to each other;
a gate electrode on a bottom surface of the active pattern and disposed between the first and second source/drain patterns; and
an upper interconnection line disposed on a top surface of the active pattern opposite to the bottom surface of the active pattern and connected to the first sources/drain pattern,
wherein uppermost surfaces of the first and second sources drain patterns are positioned at a higher level than an uppermost surface of the channel region disposed therebetween.
2. The device of claim 1 , wherein the first source/drain pattern has a largest width in the first direction at a level higher than a level of the top surface of the active pattern.
3. The device of claim 1 , further comprising:
an upper contact coupled to a top surface of the first source/drain pattern; and
a lower contact coupled to a bottom surface of the second source/drain pattern.
4. The device of claim 3 , wherein, a bottom surface of the upper contact adjacent to the top surface of the first source/drain pattern has a width in the first direction that is larger than a width of a top surface of the lower contact adjacent to the bottom surface of the second source/drain pattern in the first direction.
5. The device of claim 1 , wherein the first source/chain pattern comprises:
a first portion that is adjacent to a side surface of the active pattern; and
a second portion that is extended from the first portion and protrudes above the top surface of the active pattern,
wherein the second portion has a width in the first direction that is larger than a width of the first portion in the first direction.
6. The device of claim 1 , further comprising:
a gate spacer on a sidewall of the gate electrode,
wherein the first and second source/drain patterns overlap the gate spacer when viewed in a plan view.
7. The device of claim 1 , wherein the upper interconnection line comprises a power rail.
8. The device of claim 1 , Wherein the upper interconnection line is extended parallel to the first direction.
9. The device of claim 1 , wherein the upper interconnection line overlaps the first and second source/drain patterns when viewed in a plan view.
10. The device of claim 1 , further comprising:
a semiconductor substrate provided below the gate electrode;
an interlayer insulating layer between the gate electrode and the semiconductor substrate; and
lower interconnection lines disposed in the interlayer insulating layer and connected to at least one of the first and second source/drain patterns.
11. The device of claim 1 , wherein the active pattern comprises a plurality of stacked semiconductor patterns that are vertically spaced apart from each other.
12. A semiconductor device, comprising:
first and second source/drain patterns that are spaced apart from each other in a first direction, the first and second source/drain patterns including impurities of a first conductivity type;
an active pattern disposed between oposing sidewalls of the first and second source/drain patterns;
a gate electrode on a bottom surface of the active pattern;
an insulating layer on a top surface of the active pattern; and
an upper interconnection line disposed on the insulating layer and electrically connected to the first source/drain pattern,
wherein the first source/drain pattern comprises a first portion that is adjacent to a side surface of the active pattern and a second portion that extends from the first portion into the insulating layer, and
a largest width of the first portion in the first direction is smaller than a largest width of the second portion in the first direction.
13. The device of claim 12 , wherein the upper interconnection line is extended in a second direction crossing the first direction and at least partially overlaps with each of the first and second source/drain patterns.
14. The device of claim 12 , further comprising:
a gate spacer on a sidewall of the gate electrode,
wherein the first and second source/drain patterns overlap the gate spacer when viewed in a plan view.
15. The device of claim 12 , wherein the upper interconnection line comprises a power rail.
16. A semiconductor device, comprising:
a substrate including a PMOS region and an NMOS region;
a plurality of first active regions provided on the PMOS region, the plurality of first active regions extending in a first direction and including a channel region;
a plurality of second active regions provided on the NMOS region, the plurality of second active regions extending in the first direction;
a gate electrode crossing the plurality of first active regions and the plurality of second active regions and extending in a second direction crossing the first direction, a portion of the gate electrode is positioned between bottom surfaces of the first active regions and a top surface of the substrate;
first source/drain patterns that are spaced apart from each other in the first direction and having the gate electrode interposed therebetween, the first source/drain patterns are connected to the plurality of first active regions, the first source/drain patterns including impurities of a first conductivity type, the channel region is disposed between the first source/drain patterns; and
an upper interconnection line disposed on a top surface of the first active region opposite to the bottom surface of the first active region,
wherein the upper interconnection line is connected to at least a portion of the first source/drain patterns, and
wherein an uppermost surface of the first source/drain patterns is positioned at a higher level than an uppermost surface of the channel region disposed therebetween.
17. The device of claim 16 , wherein the upper interconnection line extends in the second direction, and
each of the first source/drain patterns is at least partially overlapped with the upper interconnection line when viewed in a plan view.
18. The device of claim 16 , further comprising:
an interlayer insulating layer disposed between the gate electrode and the substrate; and
lower interconnection lines disposed in the interlayer insulating layer and connected to at least a portion of the first source/drain patterns.
19. The device of claim 16 , further comprising:
gate spacers on side surfaces of the gate electrode; and
a gate capping pattern between the gate spacers, the gate capping pattern disposed on a bottom surface of the gate electrode.
20. The device of claim 16 , wherein the plurality of first active regions have a fin shape protruding in a third direction crossing the first and second directions, and
lengths of the plurality of first active regions in the third direction are smaller than a length of the first source/drain pattern in the third direction.