IP Library › Granted Patent US 11,380,666
Granted Patent B2
US 11,380,666 · App. 17/068,026 · Granted Jul 5, 2022

Fan-out package with cavity substrate

Inventors: Po-Hao Tsai (Zhongli, TW); Techi Wong (Zhubei, TW); Po-Yao Chuang (Hsinchu, TW); Shin-Puu Jeng (Hsinchu, TW); Meng-Wei Chou (Zhubei, TW); Meng-Liang Lin (Hsinchu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L25/18H01L21/566H01L23/3114H01L23/3128H01L24/09H01L24/17H01L24/32H01L24/73H01L2224/0231H01L2224/02379H01L2224/0401
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,380,666
App. No.
17/068,026
Granted
Jul 5, 2022
Kind
B2
Abstract

Structures and methods of forming fan-out packages are provided. The packages described herein may include a cavity substrate, one or more semiconductor devices located in a cavity of the cavity substrate, and one or more redistribution structures. Embodiments include a cavity preformed in a cavity substrate. Various devices, such as integrated circuit dies, packages, or the like, may be placed in the cavity. Redistribution structures may also be formed.

Claims (56)

1. A method of forming a semiconductor structure, the method comprising:

forming a cavity substrate, wherein forming the cavity substrate comprises:

forming a masking layer on a first side of a substrate;

patterning the masking layer to form pillar openings over the substrate;

forming conductive pillars in respective ones of the pillar openings;

patterning the masking layer to form a cavity opening over the substrate;

forming a cavity in the substrate below the cavity opening in the masking layer; and

after forming the cavity and the conductive pillars, removing the masking layer, wherein the cavity substrate comprises the substrate;

attaching a back surface of a semiconductor device to a bottom surface of the cavity in the cavity substrate, a front surface of the semiconductor device having a contact pad;

after placing the semiconductor device in the cavity, forming a molding compound along sidewalls of the semiconductor device, the molding compound extending into the cavity in the substrate; and

forming a redistribution structure over the cavity substrate, the molding compound, and the semiconductor device, the redistribution structure comprising a conductive line coupled to the contact pad.

2. The method of claim 1 , wherein forming the molding compound comprises forming the molding compound along sidewalls of the conductive pillars.

3. The method of claim 2 further comprising, after forming the molding compound, planarizing the molding compound to expose the contact pad and the conductive pillars.

4. The method of claim 3 , wherein the substrate comprises through vias, at least one of the conductive pillars are formed on a first through via of the through vias.

5. The method of claim 4 further comprising forming redistribution lines on a second side of the substrate.

6. The method of claim 5 , wherein forming the redistribution lines is performed prior to attaching the back surface of the semiconductor device.

7. The method of claim 1 further comprising attaching the cavity substrate to a carrier substrate prior to forming the molding compound.

8. A method of forming a semiconductor structure, the method comprising:

forming a cavity substrate, wherein forming the cavity substrate comprises:

forming a masking layer on a first side of a substrate;

patterning the masking layer to form pillar openings over the substrate;

forming conductive pillars in respective ones of the pillar openings; and

patterning the masking layer and the substrate to form a cavity extending through the masking layer and into the substrate to form the cavity substrate;

attaching a back surface of a semiconductor device to a bottom surface of the cavity in the cavity substrate, a front surface of the semiconductor device having a contact pad;

after placing the semiconductor device in the cavity, forming a molding compound along sidewalls of the semiconductor device, the molding compound extending into the cavity such that the molding compound is interposed between the semiconductor device and the substrate and interposed between the semiconductor device and the masking layer; and

forming a redistribution structure over the cavity substrate, the molding compound, and the semiconductor device, the redistribution structure comprising a first conductive line coupled to the contact pad and a second conductive line coupled to a first conductive pillar of the conductive pillars.

9. The method of claim 8 , wherein forming the cavity is performed after forming the conductive pillars.

10. The method of claim 8 , wherein the substrate comprises through vias, wherein the conductive pillars are electrically coupled to respective ones of the through vias.

11. The method of claim 8 , wherein forming the cavity substrate further comprises:

forming contact pads on a second side of the substrate; and

forming a protective layer over the second side of the substrate, the protective layer having openings exposing the contact pads.

12. The method of claim 11 further comprising;

placing a carrier substrate over the protective layer.

13. The method of claim 12 further comprising, after forming the redistribution structure, removing the carrier substrate to expose the openings.

14. The method of claim 13 further comprising forming die connectors on the second side of the substrate, wherein the die connectors extend through the openings in the protective layer to the contact pads.

15. A method of forming a semiconductor structure, the method comprising:

forming a cavity substrate, wherein forming the cavity substrate comprises:

forming a first masking layer on a first carrier substrate;

patterning the first masking layer to form pillar openings and a recess opening;

forming conductive pillars in respective ones of the pillar openings and a sacrificial conductive region in the recess opening;

after forming the conductive pillars, removing the first masking layer;

forming a second masking layer over the first carrier substrate;

forming conductive traces over the second masking layer and the conductive pillars, the conductive traces comprising a first conductive trace over the sacrificial conductive region;

placing a first substrate over the second masking layer and the conductive traces;

removing the first carrier substrate;

removing the sacrificial conductive region;

removing the first conductive trace to form a cavity in the first substrate; and

removing the second masking layer, wherein the cavity substrate comprises the first substrate;

attaching a back surface of a semiconductor device to a bottom surface of the cavity in the cavity substrate, a front surface of the semiconductor device having a contact pad;

after placing the semiconductor device in the cavity, forming a molding compound along sidewalls of the semiconductor device; and

forming a redistribution structure over the cavity substrate, the molding compound, and the semiconductor device, the redistribution structure comprising a conductive line coupled to the contact pad.

16. The method of claim 15 , wherein after removing the first conductive trace, the cavity extends between the second masking layer and the first substrate.

17. The method of claim 15 , wherein the molding compound extends into the cavity.

18. The method of claim 15 , wherein the molding compound extends over at least a portion of the conductive traces.

19. The method of claim 15 , wherein the semiconductor device extends along sidewalls of the conductive traces.

20. The method of claim 15 , wherein a width of the first conductive trace is greater than a width of the sacrificial conductive region.

Continuity (3)
Continuation 16193358 · Nov 16, 2018
Provisional Application 62691899 · Jun 29, 2018
Related Publication 20210035966A1 · Feb 4, 2021