IP Library Granted Patent US 11,393,754
Granted Patent B2
US 11,393,754 · App. 16/147,541 · Granted Jul 19, 2022

Contact over active gate structures with etch stop layers for advanced integrated circuit structure fabrication

Inventors: Atul Madhavan (Portland, OR); Nicholas J. Kybert (Portland, OR); Mohit K. Haran (Hillsboro, OR); Hiten Kothari (Beaverton, OR)
Assignee: Intel Corporation
H01L23/535H01L21/0217H01L21/02126H01L21/02167H01L21/02178H01L21/31111H01L21/31116H01L21/76802H01L21/76877H01L21/823437H01L21/823475H01L27/0886H01L29/518H01L21/0228H01L21/0276H01L21/02164H01L21/31144H01L29/45
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,393,754
App. No.
16/147,541
Granted
Jul 19, 2022
Kind
B2
Abstract

Contact over active gate (COAG) structures with etch stop layers, and methods of fabricating contact over active gate (COAG) structures using etch stop layers, are described. In an example, an integrated circuit structure includes a plurality of gate structures above substrate, each of the gate structures including a gate insulating layer thereon. A plurality of conductive trench contact structures is alternating with the plurality of gate structures, each of the conductive trench contact structures including a trench insulating layer thereon. A first dielectric etch stop layer is directly on and continuous over the trench insulating layers and the gate insulating layers. A second dielectric etch stop layer is directly on and continuous over the first dielectric etch stop layer, the second dielectric etch stop layer distinct from the first dielectric etch stop layer. An interlayer dielectric material is on the second dielectric etch stop layer.

Claims (16)

1. An integrated circuit structure, comprising:

a plurality of gate structures above substrate, each of the gate structures including a gate insulating layer thereon;

a plurality of conductive trench contact structures alternating with the plurality of gate structures, each of the conductive trench contact structures including a trench insulating layer thereon;

a first dielectric etch stop layer directly on and continuous over the trench insulating layers and the gate insulating layers;

a second dielectric etch stop layer directly on and continuous over the first dielectric etch stop layer, the second dielectric etch stop layer distinct from the first dielectric etch stop layer;

an interlayer dielectric material on the second dielectric etch stop layer;

an opening in the interlayer dielectric material, in the second dielectric etch stop layer, in the first dielectric etch stop layer, and in one of the trench insulating layers; and

a conductive structure in the opening, the conductive structure in direct contact with a corresponding one of the trench contact structures.

2. The integrated circuit structure of claim 1 , wherein the second dielectric etch stop layer comprises aluminum and oxygen.

3. The integrated circuit structure of claim 1 , wherein the first etch stop layer comprises nitrogen, silicon and hydrogen.

4. The integrated circuit structure of claim 1 , wherein the interlayer dielectric material comprises silicon, oxygen, carbon and hydrogen.

5. The integrated circuit structure of claim 1 , wherein the trench insulating layers comprise silicon carbide, and the gate insulating layers comprise silicon nitride.

6. The integrated circuit structure of claim 1 , further comprising:

a plurality of dielectric spacers alternating with the plurality of gate structures and the plurality of conductive trench contact structures, wherein the first dielectric etch stop layer is directly on the plurality of dielectric spacers.

7. The integrated circuit structure of claim 1 , wherein the plurality of conductive trench contact structures and the plurality of gate structures are on a semiconductor fin.

8. The integrated circuit structure of claim 1 , wherein the conductive structure includes an upper conductive line and a lower conductive via.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 21, 2019
From: MADHAVAN, ATUL; KYBERT, NICHOLAS J.; HARAN, MOHIT K.; KOTHARI, HITEN
To: INTEL CORPORATION
Reel/Frame 049546/0741 →
Continuity (1)
Related Publication 20200105672A1 · Apr 2, 2020
Cited By (2)
US 12,261,122 US 12,406,931