IP Library › Granted Patent US 11,450,371
Granted Patent B2
US 11,450,371 · App. 17/086,643 · Granted Sep 20, 2022

Semiconductor device having plurality of 2T2C DRAM memory cells

Inventors: Hajime Kimura (Kanagawa, JP); Takahiro Fukutome (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G11C11/40G11C11/404G11C16/3418H01L27/1052H01L27/1207H01L27/1225H01L28/60H01L29/66969H01L29/7869G11C16/0483G11C16/06G11C16/08G11C16/10G11C16/12G11C16/24G11C16/26G11C16/28G11C16/32H01L21/0228H01L21/0262H01L21/0273H01L21/02164H01L21/02178H01L21/02181H01L21/02205H01L21/02211H01L21/02565H01L21/443H01L21/47635H01L27/0688H01L27/11556H01L29/7851
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,450,371
App. No.
17/086,643
Granted
Sep 20, 2022
Kind
B2
Abstract

An object is to shorten the time for rewriting data in memory cells. A memory module includes a first memory cell, a second memory cell, a selection transistor, and a wiring WBL 1 . The first memory cell includes a first memory node. The second memory cell includes a second memory node. One end of the first memory cell is electrically connected to the wiring WBL 1 through the selection transistor. The other end of the first memory cell is electrically connected to one end of the second memory cell. The other end of the second memory cell is electrically connected to the wiring WBL 1 . When the selection transistor is on, data in the first memory node is rewritten by a signal supplied through the selection transistor to the wiring WBL 1 . When the selection transistor is off, data in the first memory node is rewritten by a signal supplied through the second memory node to the wiring WBL 1.

Claims (23)

1. A semiconductor device comprising:

a first semiconductor and a first insulator having a region surrounding the first semiconductor;

a second semiconductor having a region surrounding the first insulator;

a second insulator having a region surrounding the second semiconductor;

a first conductor and a second conductor each having a region surrounding the second insulator; and

a third insulator between the first conductor and the second conductor,

wherein the second conductor is provided over the first conductor.

2. The semiconductor device according to claim 1 , wherein each of the first semiconductor and the second semiconductor includes a metal oxide.

3. The semiconductor device according to claim 1 , wherein each of the first semiconductor and the second semiconductor includes silicon.

4. The semiconductor device according to claim 1 , wherein the first conductor functions as a rewrite word line.

5. The semiconductor device according to claim 1 , wherein the second conductor functions as a read word line.

6. A semiconductor device comprising:

a first semiconductor and a first insulator having a region surrounding the first semiconductor;

a second semiconductor having a region surrounding the first insulator;

a second insulator having a region surrounding the second semiconductor;

a first conductor and a second conductor each having a region surrounding the second insulator; and

a third insulator between the first conductor and the second conductor,

wherein a width of the second conductor is larger than a width of the first conductor, and

wherein the second conductor is provided over the first conductor.

7. The semiconductor device according to claim 6 , wherein each of the first semiconductor and the second semiconductor includes a metal oxide.

8. The semiconductor device according to claim 6 , wherein each of the first semiconductor and the second semiconductor includes silicon.

9. The semiconductor device according to claim 6 , wherein the first conductor functions as a rewrite word line.

10. The semiconductor device according to claim 6 , wherein the second conductor functions as a read word line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: KIMURA, HAJIME; FUKUTOME, TAKAHIRO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 054246/0311 →
Priority Claims (1)
JP 2017-124314 · Jun 26, 2017 · national
Continuity (3)
Continuation 16699899 · Dec 2, 2019
Continuation 16017539 · Jun 25, 2018
Related Publication 20210074346A1 · Mar 11, 2021
Cited By (3)
US 12,250,819 US 12,412,612 US 12,475,948