IP Library › Granted Patent US 11,670,604
Granted Patent B2
US 11,670,604 · App. 17/402,857 · Granted Jun 6, 2023

Semiconductor arrangement and method of making

Inventor: Chien-Hsuan Liu (Tainan, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L23/585H01L21/76802H01L21/76877H01L23/3171H01L23/3192H01L23/5226H01L23/5283
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,670,604
App. No.
17/402,857
Granted
Jun 6, 2023
Kind
B2
Abstract

A semiconductor arrangement is provided. The semiconductor arrangement includes a first portion and a vertically conductive structure. The first portion includes a first dielectric layer and a first guard ring in the first dielectric layer. The first guard ring includes, in the first dielectric layer, a first metal layer coupled to a first via. The first portion includes a vertical conductive structure passing through the first dielectric layer and proximate by the first guard ring.

Claims (54)

1. A method for forming a semiconductor arrangement, comprising:

forming a first guard ring in a first dielectric layer over a first substrate;

forming a conductive layer over a second substrate;

inverting the first guard ring and the first substrate such that the first substrate is over the first guard ring;

fixing the first guard ring and the first substrate to the conductive layer such that the first guard ring is over the conductive layer; and

forming a vertical conductive structure having a tapered sidewall and that passes through the first dielectric layer and is surrounded by the first guard ring such that a first surface of the first guard ring is spaced apart in a lateral direction from a second surface of the first guard ring by the vertical conductive structure.

2. The method of claim 1 , comprising:

forming a second guard ring laterally surrounding the first guard ring.

3. The method of claim 1 , wherein fixing the first guard ring and the first substrate to the conductive layer comprises fixing the first guard ring and the first substrate to the conductive layer such that the first guard ring overlies the conductive layer.

4. The method of claim 1 , comprising:

forming an opening in the first dielectric layer, wherein:

the opening exposes the conductive layer, and

forming the vertical conductive structure comprises forming the vertical conductive structure in the opening to contact the conductive layer.

5. The method of claim 1 , comprising:

forming the first guard ring in a second dielectric layer, wherein forming the vertical conductive structure comprises forming the vertical conductive structure to pass through the second dielectric layer.

6. The method of claim 1 , wherein forming the first guard ring comprises:

forming a first metal layer in the first dielectric layer; and

forming a first via in the first dielectric layer and in contact with the first metal layer.

7. A method for forming a semiconductor arrangement, comprising:

forming a first guard ring in a first dielectric layer over a first substrate;

forming a second guard ring in the first dielectric layer laterally surrounding the first guard ring;

forming a conductive layer over a second substrate;

inverting the first guard ring and the first substrate such that the first substrate is over the first guard ring;

fixing the first guard ring and the first substrate to the conductive layer such that the first guard ring is over the conductive layer; and

forming a vertical conductive structure having a tapered sidewall and that passes through the first dielectric layer and is laterally surrounded by the first guard ring.

8. The method of claim 7 , wherein forming the vertical conductive structure comprises forming the vertical conductive structure after fixing the first guard ring and the first substrate to the conductive layer.

9. The method of claim 7 , wherein forming the vertical conductive structure comprises forming the vertical conductive structure to contact the conductive layer.

10. The method of claim 7 , wherein forming the vertical conductive structure comprises:

forming an opening in the first substrate overlying the first guard ring and in the first dielectric layer.

11. The method of claim 10 , wherein forming the vertical conductive structure comprises:

forming a conductive material in the opening and over the first substrate.

12. A method for forming a semiconductor arrangement, comprising:

forming a first guard ring in a first dielectric layer over a first substrate;

forming a conductive layer over a second substrate;

inverting the first guard ring and the first substrate such that the first substrate is over the first guard ring;

fixing the first guard ring and the first substrate to the conductive layer such that the first guard ring is over the conductive layer; and

forming a vertical conductive structure that passes through the first substrate and the first dielectric layer and is surrounded by the first guard ring such that a first surface of the first guard ring is spaced apart in a lateral direction from a second surface of the first guard ring by the vertical conductive structure.

13. The method of claim 12 , comprising:

forming a second guard ring laterally surrounding the first guard ring.

14. The method of claim 12 , wherein fixing the first guard ring and the first substrate to the conductive layer comprises fixing the first guard ring and the first substrate to the conductive layer such that the first guard ring overlies the conductive layer.

15. The method of claim 12 , comprising:

forming an opening in the first dielectric layer, wherein:

the opening exposes the conductive layer, and

forming the vertical conductive structure comprises forming the vertical conductive structure in the opening to contact the conductive layer.

16. The method of claim 12 , comprising:

forming the first guard ring in a second dielectric layer, wherein forming the vertical conductive structure comprises forming the vertical conductive structure to pass through the second dielectric layer.

17. The method of claim 16 , comprising:

forming the first guard ring in an etch stop layer disposed between the first dielectric layer and the second dielectric layer.

18. The method of claim 12 , wherein forming the first guard ring comprises:

forming a first metal layer in the first dielectric layer; and

forming a first via in the first dielectric layer and in contact with the first metal layer.

19. The method of claim 12 , wherein forming the vertical conductive structure comprises forming the vertical conductive structure to contact the conductive layer.

20. The method of claim 12 , comprising:

forming a second guard ring in the first dielectric layer, wherein forming the vertical conductive structure comprises forming the vertical conductive structure such that the vertical conductive structure is surrounded by the second guard ring on at least two sides.

Continuity (2)
Continuation 16787079 · Feb 11, 2020
Related Publication 20210375796A1 · Dec 2, 2021
Cited By (1)
US 12,237,244