IP Library › Granted Patent US 11,714,944
Granted Patent B2
US 11,714,944 · App. 17/139,016 · Granted Aug 1, 2023

Optimization of physical cell placement for integrated circuits

Inventors: Vito Dai (Santa Clara, CA); Edward Kah Ching Teoh (San Jose, CA); Ji Xu (San Jose, CA); Bharath Rangarajan (Sunnyvale, CA)
Assignee: Motivo, Inc.
G06F30/392G06F30/18G06F30/327G06F30/33G06F30/39G06F30/398G06F30/00G06F30/13G06F2119/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,714,944
App. No.
17/139,016
Granted
Aug 1, 2023
Kind
B2
Abstract

In an embodiment, a method for optimizing an integrated circuit physical design for an integrated circuit. A physical design graph includes a plurality of physical design sub-configurations, each including a placement of a group of physical cells and having annotated characteristics. The method includes identifying, in the integrated circuit physical design, a first physical design sub-configuration including a first placement of a first group of the physical cells and having first annotated characteristics, the first annotated characteristics being outside target characteristics. The method includes selecting from the physical design graph, based on the first group of the physical cells and the target characteristics, at least a second physical design sub-configuration including a second placement of the first group of the physical cells and being within the target characteristics. The method includes replacing the first physical design sub-configuration in the integrated circuit physical design with the second physical design sub-configuration.

Claims (28)

1. A method for optimizing an integrated circuit physical design for an integrated circuit with target characteristics using a physical design graph, the physical design graph comprising a plurality of physical design sub-configurations, each of the plurality of physical design sub-configurations including a placement of a group of physical cells and having annotated characteristics, the method comprising the steps of:

identifying, by searching the integrated circuit physical design, a first physical design sub-configuration including a first placement of a first group of the physical cells and having first annotated characteristics, the first annotated characteristics being outside the target characteristics, the first physical design sub-configuration being for implementing a specific function of the integrated circuit physical design;

selecting from the physical design graph, based on the first group of the physical cells and by matching the target characteristics, at least a second physical design sub-configuration including a second placement of the first group of the physical cells and being within the target characteristics, the second physical design sub-configuration being for implementing the specific function of the integrated circuit physical design; and

replacing the first physical design sub-configuration in the integrated circuit physical design with the second physical design sub-configuration by deleting the first physical design sub-configuration and adding the second physical design sub-configuration to the integrated circuit physical design, wherein the replacing does not change the function of the integrated circuit physical design.

2. The method of claim 1 , wherein the selecting comprises selecting from the physical design graph, based on the first group of the physical cells and the target characteristics, the second physical design sub-configuration including a second group of the physical cells and a third physical design sub-configuration including a third group of the physical cells, wherein the first group of the physical cells comprises the second and third groups of the physical cells.

3. The method of claim 1 , further comprising manufacturing, using the integrated circuit physical design, the integrated circuit.

4. The method of claim 1 , wherein the physical design graph comprises associations between a first physical design sub-configuration and a second physical design sub-configuration of the plurality of physical design sub-configurations, the first physical design sub-configuration including a first placement of a first group of the physical cells and the second physical design sub-configuration including a second placement of a second group of the physical cells, the associations being based on the first group being a subset or superset of the second group.

5. The method of claim 1 , wherein the placement of the group of the physical cells comprises a linear arrangement of the physical cells.

6. The method of claim 1 , wherein the placement of the group of the physical cells comprises a stacked two-dimensional arrangement of the physical cells.

7. The method of claim 1 , wherein one of the physical cells comprises one of a logic compute element, a passive electrical structure, an active electrical structure or a manufacturing assistance structure.

8. A method for optimizing an integrated circuit physical design for an integrated circuit with target characteristics, the method comprising:

providing a physical design graph, the physical design graph comprising a plurality of physical design sub-configurations, each of the plurality of physical design sub-configurations including a placement of a group of physical cells and having annotated characteristics, wherein the placement comprises one or more of linear arrangement or two-dimension arrangement of one or more of the group of physical cells;

identifying, by searching the integrated circuit physical design, a first physical design sub-configuration including a first placement of a first group of the physical cells and having first annotated characteristics, the first annotated characteristics being outside the target characteristics, the first physical design sub-configuration being for implementing a specific function of the integrated circuit physical design;

selecting from the physical design graph, based on the first group of the physical cells and by matching the target characteristics, at least a second physical design sub-configuration including a second placement of the first group of the physical cells and being within the target characteristics, the second physical design sub-configuration being for implementing the specific function of the integrated circuit physical design;

replacing the first physical design sub-configuration in the integrated circuit physical design with the second physical design sub-configuration by deleting the first physical design sub-configuration and adding the second physical design sub-configuration to the integrated circuit physical design, wherein the replacing does not change the function of the integrated circuit physical design, wherein the replacing does not change the function of the integrated circuit physical design; and

manufacturing, using the integrated circuit physical design, the integrated circuit.

9. The method of claim 8 , wherein the selecting comprises selecting from the physical design graph, based on the first group of the physical cells and the target characteristics, the second physical design sub-configuration including a second group of the physical cells and a third physical design sub-configuration including a third group of the physical cells, wherein the first group of the physical cells comprises the second and third groups of the physical cells.

10. The method of claim 8 , wherein the physical design graph comprises associations between a first physical design sub-configuration and a second physical design sub-configuration of the plurality of physical design sub-configurations, the first physical design sub-configuration including a first placement of a first group of the physical cells and the second physical design sub-configuration including a second placement of a second group of the physical cells, the associations being based on the first group being a subset or superset of the second group.

11. The method of claim 8 , wherein the physical cells comprise one or more of a logic compute element, a passive electrical structure, an active electrical structure or a manufacturing assistance structure.

12. The method of claim 8 , wherein the physical cells comprise a passive electrical structure and an active electrical structure.

13. A method for optimizing an integrated circuit physical design for an integrated circuit with target characteristics, the method comprising:

providing a physical design graph, the physical design graph comprising a plurality of physical design sub-configurations, each of the plurality of physical design sub-configurations including a placement of a group of physical cells and having annotated characteristics, wherein the placement comprises one or more of linear arrangement or two-dimension arrangement of one or more of the group of physical cells, wherein the physical cells comprise a manufacturing assistance structure and one or more of a logic compute element, a passive electrical structure or an active electrical structure;

identifying by searching the integrated circuit physical design, a first physical design sub-configuration including a first placement of a first group of the physical cells and having first annotated characteristics, the first annotated characteristics being outside the target characteristics, the first physical design sub-configuration being for implementing a specific function of the integrated circuit physical design;

selecting from the physical design graph, based on the first group of the physical cells and by matching the target characteristics, at least a second physical design sub-configuration including a second placement of the first group of the physical cells and being within the target characteristics, the second physical design sub-configuration being for implementing the specific function of the integrated circuit physical design;

replacing the first physical design sub-configuration in the integrated circuit physical design with the second physical design sub-configuration by deleting the first physical design sub-configuration and adding the second physical design sub-configuration to the integrated circuit physical design, wherein the replacing does not change the function of the integrated circuit physical design; and

manufacturing, using the integrated circuit physical design, the integrated circuit.

14. The method of claim 13 , wherein the selecting comprises selecting from the physical design graph, based on the first group of the physical cells and the target characteristics, the second physical design sub-configuration including a second group of the physical cells and a third physical design sub-configuration including a third group of the physical cells, wherein the first group of the physical cells comprises the second and third groups of the physical cells.

15. The method of claim 13 , wherein the physical design graph comprises associations between a first physical design sub-configuration and a second physical design sub-configuration of the plurality of physical design sub-configurations, the first physical design sub-configuration including a first placement of a first group of the physical cells and the second physical design sub-configuration including a second placement of a second group of the physical cells, the associations being based on the first group being a subset or superset of the second group.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2020
From: DAI, VITO; TEOH, EDWARD KAH CHING; XU, JI; RANGARAJAN, BHARATH
To: MOTIVO, INC.
Reel/Frame 054783/0374 →
Continuity (5)
Division 16185521 · Nov 9, 2018
Continuation In Part 15966581 · Apr 30, 2018
Continuation 15343536 · Nov 4, 2016
Provisional Application 62314038 · Mar 28, 2016
Related Publication 20210124865A1 · Apr 29, 2021