IP Library › Granted Patent US 11,799,288
Granted Patent B2
US 11,799,288 · App. 17/528,861 · Granted Oct 24, 2023

Electrostatic protection circuit and semiconductor integrated circuit

Inventors: Hiroshi Uemura (Osaka, JP); Keiji Tanaka (Osaka, JP)
Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.
H02H9/046H01L27/0266
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,799,288
App. No.
17/528,861
Granted
Oct 24, 2023
Kind
B2
Abstract

An electrostatic protection circuit includes first and second output terminals, a first diode circuit connected between the first output terminal and a first node, a second diode circuit connected between the second output terminal and the first node, a first intermediate voltage circuit that is connected between the first output terminal and the second output terminal and that is configured to generate, at a second node different from the first node, a first intermediate voltage having an intermediate voltage value between a voltage value of the first output terminal and a voltage value of the second output terminal, a detection circuit configured to generate a trigger signal in accordance with the first intermediate voltage, and a switch circuit configured to electrically connect the first node to a ground line in accordance with the trigger signal.

Claims (43)

1. An electrostatic protection circuit comprising:

a first output terminal and a second output terminal;

a first node;

a second node different from the first node;

a first diode circuit connected between the first output terminal and the first node;

a second diode circuit connected between the second output terminal and the first node;

a first intermediate voltage circuit including a first dividing resistor, and a second dividing resistor, the first dividing resistor being connected between the first output terminal and the second node, and the second dividing resistor being connected between the second output terminal and the second node;

a detection circuit configured to generate a trigger signal in accordance with a voltage at the second node, the detection circuit being connected between the second node and a ground line; and

a switch circuit configured to electrically connect the first node to the ground line in accordance with the trigger signal, the switch circuit being connected between the first node and the ground line.

2. The electrostatic protection circuit according to claim 1 ,

wherein the first intermediate voltage circuit is connected between the first output terminal and the second output terminal, the first intermediate voltage circuit being configured to generate a first intermediate voltage at the second node, the first intermediate voltage having an intermediate voltage value between a voltage value of the first output terminal and a voltage value of the second output terminal; and

wherein the electrostatic protection circuit further comprises: a second intermediate voltage circuit connected between the first output terminal and the second output terminal, the second intermediate voltage circuit being configured to generate a second intermediate voltage at the first node, the second intermediate voltage having an intermediate voltage value between the voltage value of the first output terminal and the voltage value of the second output terminal.

3. The electrostatic protection circuit according to claim 1 ,

wherein the detection circuit includes a detection node, a detection resistor connected between the second node and the detection node, and a capacitor connected between the detection node and the ground line, and

wherein the detection circuit is configured to generate the trigger signal in accordance with a voltage of the detection node.

4. The electrostatic protection circuit according to claim 3 , wherein the detection circuit includes an inverter circuit configured to generate the trigger signal by inverting a voltage of the detection node.

5. The electrostatic protection circuit according to claim 1 ,

wherein, at the second node, the first intermediate voltage generates a first intermediate voltage having an intermediate voltage value between a voltage value of the first output terminal and a voltage value of the second output terminal; and

wherein the detection circuit generates the trigger signal during a predetermined period of time in response to the first intermediate voltage having increased.

6. The electrostatic protection circuit according to claim 1 , wherein the switch circuit includes a switching element configured to switch between a conduction state in which the first node and the ground line are in electrical conduction with each other by setting a resistance between the first node and the ground line to a first resistance and a non-conduction state in which the first node and the ground line are in electrical non-conduction with each other by setting a resistance between the first node and the ground line to a second resistance greater than the first resistance.

7. The electrostatic protection circuit according to claim 1 , wherein the first diode circuit includes a first diode having a cathode connected to the first node and an anode connected to the first output terminal, and wherein the second diode circuit includes a second diode having a cathode connected to the first node and an anode connected to the second output terminal.

8. A semiconductor integrated circuit comprising:

the electrostatic protection circuit according to claim 1 ; and

a differential amplifier circuit electrically connected to the first output terminal and the second output terminal.

9. The semiconductor integrated circuit according to claim 8 , wherein the differential amplifier circuit is configured to generate a differential output signal in accordance with a differential input signal and outputs the differential output signal to the first output terminal and the second output terminal.

10. An electrostatic protection circuit comprising:

a first output terminal and a second output terminal;

a first diode circuit connected between the first output terminal and a first node;

a second diode circuit connected between the second output terminal and the first node;

a first intermediate voltage circuit connected between the first output terminal and the second output terminal, the first intermediate voltage circuit being configured to generate a first intermediate voltage at a second node that is different from the first node, the first intermediate voltage having an intermediate voltage value between a voltage value of the first output terminal and a voltage value of the second output terminal;

a second intermediate voltage circuit connected between the first output terminal and the second output terminal, the second intermediate voltage circuit being configured to generate a second intermediate voltage at the first node, the second intermediate voltage having an intermediate voltage value between the voltage value of the first output terminal and the voltage value of the second output terminal;

a detection circuit configured to generate a trigger signal in accordance with the first intermediate voltage; and

a switch circuit configured to electrically connect the first node to a ground line in accordance with the trigger signal.

11. The electrostatic protection circuit according to claim 10 , wherein the first intermediate voltage circuit includes a first dividing resistor and a second dividing resistor, the first dividing resistor being connected between the first output terminal and the second node, the second dividing resistor being connected between the second output terminal and the second node.

12. The electrostatic protection circuit according to claim 10 , wherein the detection circuit includes a detection node, a detection resistor connected between the second node and the detection node, and a capacitor connected between the detection node and the ground line, and wherein the detection circuit is configured to generate the trigger signal in accordance with a voltage of the detection node.

13. The electrostatic protection circuit according to claim 12 , wherein the detection circuit includes an inverter circuit configured to generate the trigger signal by inverting a voltage of the detection node.

14. The electrostatic protection circuit according to claim 10 , wherein the detection circuit generates the trigger signal during a predetermined period of time in response to the first intermediate voltage having increased.

15. The electrostatic protection circuit according to claim 10 , wherein the switch circuit includes a switching element configured to switch between a conduction state in which the first node and the ground line are in electrical conduction with each other by setting a resistance between the first node and the ground line to a first resistance and a non-conduction state in which the first node and the ground line are in electrical non-conduction with each other by setting a resistance between the first node and the ground line to a second resistance greater than the first resistance.

16. The electrostatic protection circuit according to claim 10 , wherein the first diode circuit includes a first diode having a cathode connected to the first node and an anode connected to the first output terminal, and wherein the second diode circuit includes a second diode having a cathode connected to the first node and an anode connected to the second output terminal.

17. A semiconductor integrated circuit comprising:

the electrostatic protection circuit according to claim 11 ; and

a differential amplifier circuit electrically connected to the first output terminal and the second output terminal.

18. The semiconductor integrated circuit according to claim 17 , wherein the differential amplifier circuit is configured to generate a differential output signal in accordance with a differential input signal and outputs the differential output signal to the first output terminal and the second output terminal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 3, 2021
From: UEMURA, HIROSHI; TANAKA, KEIJI
To: SUMITOMO ELECTRIC INDUSTRIES, LTD.
Reel/Frame 058282/0934 →
Priority Claims (1)
JP 2020-192377 · Nov 19, 2020 · national
Continuity (1)
Related Publication 20220158448A1 · May 19, 2022
Cited By (1)
US 12,278,625