IP Library Granted Patent US 11,894,441
Granted Patent B2
US 11,894,441 · App. 17/745,841 · Granted Feb 6, 2024

High electron mobility transistor and method for fabricating the same

Inventors: Chun-Ming Chang (Kaohsiung, TW); Che-Hung Huang (Hsinchu, TW); Wen-Jung Liao (Hsinchu, TW); Chun-Liang Hou (Hsinchu County, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/66462H01L29/7786
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,894,441
App. No.
17/745,841
Granted
Feb 6, 2024
Kind
B2
Abstract

A method for fabricating high electron mobility transistor (HEMT) includes the steps of: forming a buffer layer on a substrate; forming a first barrier layer on the buffer layer; forming a first hard mask on the first barrier layer; removing the first hard mask and the first barrier layer to form a recess; forming a second barrier layer in the recess; and forming a p-type semiconductor layer on the second barrier layer.

Claims (21)

1. A method for fabricating high electron mobility transistor (HEMT), comprising:

forming a buffer layer on a substrate;

forming a first barrier layer on the buffer layer;

forming a first hard mask on the first barrier layer;

removing the first hard mask and the first barrier layer to form a recess;

forming a second barrier layer in the recess while the first hard mask is on the first barrier layer and sidewalls of the first hard mask and the second barrier layer are aligned; and

forming a p-type semiconductor layer on the second barrier layer and directly contacting the first hard mask, wherein a topmost surface of the first hard mask is lower than a top surface of the p-type semiconductor layer.

2. The method of claim 1 , further comprising:

patterning the first hard mask, the first barrier layer, and the buffer layer;

forming a second hard mask on the first hard mask and sidewalls of the first barrier layer and the buffer layer;

forming the second barrier layer in the recess;

forming the p-type semiconductor layer on the second barrier layer;

removing the second hard mask;

forming a passivation layer on the first hard mask;

forming a gate electrode on the p-type semiconductor layer; and

forming a source electrode and a drain electrode adjacent to two sides of the gate electrode.

3. The method of claim 1 , wherein the first barrier layer and the second barrier layer comprise Al x Ga 1-x N.

4. The method of claim 3 , wherein the first barrier layer and the second barrier layer comprise different concentrations of Al.

5. The method of claim 3 , wherein a concentration of Al of the second barrier layer is less than a concentration of Al of the first barrier layer.

6. The method of claim 1 , wherein a thickness of the second barrier layer is less than a thickness of the first barrier layer.

7. The method of claim 1 , wherein sidewalls of the p-type semiconductor layer and the second barrier layer are aligned.

Priority Claims (1)
CN 201910953637.5 · Oct 9, 2019 · national
Continuity (2)
Division 16666414 · Oct 29, 2019
Related Publication 20220278222A1 · Sep 1, 2022
Cited By (1)
US 12,477,771