IP Library › Granted Patent US 11,908,792
Granted Patent B2
US 11,908,792 · App. 17/536,324 · Granted Feb 20, 2024

Semiconductor device comprising cap layer over dielectric layer and method of manufacture

Inventors: Shao-Kuan Lee (Kaohsiung, TW); Hai-Ching Chen (Hsinchu, TW); Hsin-Yen Huang (New Taipei, TW); Shau-Lin Shue (Hsinchu, TW); Cheng-Chin Lee (Taipei, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
H01L23/5226H01L21/7682H01L21/76802H01L21/76831H01L21/76877H01L23/53295
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,908,792
App. No.
17/536,324
Granted
Feb 20, 2024
Kind
B2
Abstract

A semiconductor device includes a first conductive feature, a second conductive feature, and a first dielectric layer positioned between the first conductive feature and the second conductive feature. An etch stop layer is over the first dielectric layer. A cap layer is over the first conductive feature, the second conductive feature, and the etch stop layer.

Claims (51)

1. A semiconductor device, comprising:

a first conductive feature;

a second conductive feature;

a first dielectric layer positioned between the first conductive feature and the second conductive feature;

an etch stop layer over the first dielectric layer;

a cap layer over the first conductive feature, the second conductive feature, and the etch stop layer, wherein the cap layer is adjacent a first sidewall of the etch stop layer and in direct contact with the first conductive feature; and

a contact overlying a portion of the first dielectric layer positioned between the first conductive feature and the second conductive feature, wherein:

the contact is separated from the portion of the first dielectric layer by the etch stop layer, and

the contact is in direct contact with a top surface of the etch stop layer and electrically coupled to the second conductive feature.

2. The semiconductor device of claim 1 , wherein the contact is in direct contact with a sidewall of the cap layer and a second sidewall of the etch stop layer.

3. The semiconductor device of claim 1 , wherein the contact is in direct contact with a sidewall of the cap layer.

4. The semiconductor device of claim 1 , wherein the cap layer is in direct contact with the first sidewall of the etch stop layer.

5. The semiconductor device of claim 1 , comprising:

a second dielectric layer over the cap layer, wherein a sidewall of the second dielectric layer is adjacent a sidewall of the cap layer.

6. The semiconductor device of claim 5 , wherein the sidewall of the second dielectric layer is in direct contact with the sidewall of the cap layer.

7. The semiconductor device of claim 1 , comprising:

an encapsulation layer between the first dielectric layer and the second conductive feature.

8. The semiconductor device of claim 7 , wherein the etch stop layer overlies a top surface of the encapsulation layer.

9. A semiconductor device, comprising:

a first conductive feature;

a second conductive feature;

a first dielectric layer positioned between the first conductive feature and the second conductive feature;

an etch stop layer over the first dielectric layer;

a cap layer over the first conductive feature, the second conductive feature, and the etch stop layer, wherein the cap layer is adjacent a first sidewall of the etch stop layer and extends from a bottommost surface of the etch stop layer to a topmost surface of the etch stop layer along the first sidewall of the etch stop layer; and

a contact overlying a portion of the first dielectric layer positioned between the first conductive feature and the second conductive feature, wherein:

the contact is separated from the portion of the first dielectric layer by the etch stop layer, and

the contact is in direct contact with a sidewall of the cap layer.

10. The semiconductor device of claim 9 , wherein the contact is in direct contact with a second sidewall of the etch stop layer.

11. The semiconductor device of claim 9 , comprising:

an encapsulation layer between the first dielectric layer and the second conductive feature.

12. The semiconductor device of claim 11 , wherein the etch stop layer overlies a top surface of the encapsulation layer.

13. The semiconductor device of claim 9 , comprising:

a glue layer under the second conductive feature.

14. The semiconductor device of claim 13 , comprising:

an encapsulation layer between the first dielectric layer and the second conductive feature, wherein a sidewall of the encapsulation layer is adjacent a sidewall of the glue layer.

15. The semiconductor device of claim 9 , comprising:

a second dielectric layer, wherein a sidewall of the second dielectric layer is adjacent a sidewall of the cap layer.

16. A semiconductor device, comprising:

a first conductive feature;

a second conductive feature;

a first dielectric layer positioned between the first conductive feature and the second conductive feature;

a cap layer over the first conductive feature, the second conductive feature, and the first dielectric layer, wherein the cap layer directly contacts the second conductive feature; and

a contact overlying a portion of the first dielectric layer positioned between the first conductive feature and the second conductive feature, wherein:

the contact contacts a sidewall of the cap layer, and

the contact is electrically coupled to the second conductive feature.

17. The semiconductor device of claim 16 , comprising:

an etch stop layer, wherein the cap layer is spaced apart from the portion of the first dielectric layer positioned between the first conductive feature and the second conductive feature by the etch stop layer.

18. The semiconductor device of claim 16 , comprising:

an etch stop layer, wherein the contact directly contacts a sidewall and a top surface of the etch stop layer.

19. The semiconductor device of claim 16 , wherein an air gap is defined in the portion of the first dielectric layer positioned between the first conductive feature and the second conductive feature.

20. The semiconductor device of claim 16 , wherein the cap layer is spaced apart from the first dielectric layer.

Continuity (2)
Continuation 16552937 · Aug 27, 2019
Related Publication 20220084941A1 · Mar 17, 2022
Cited By (2)
US 12,512,403 US 12,685,130