IP Library › Granted Patent US 12,512,403
Granted Patent B2
US 12,512,403 · App. 18/581,165 · Granted Dec 30, 2025

Method of forming semiconductor device comprising conductive feature, dielectric layer adjacent conductive feature, and etch stop layer on top surface of dielectric layer

Inventors: Shao-Kuan Lee (Kaohsiung, TW); Hai-Ching Chen (Hsinchu, TW); Hsin-Yen Huang (New Taipei, TW); Shau-Lin Shue (Hsinchu, TW); Cheng-Chin Lee (Taipei, TW)
Assignee: Taiwan Semiconductor Manufacturing Company Limited
H01L23/5226H01L21/76802H01L21/7682H01L21/76831H01L21/76877H01L23/53295
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,512,403
App. No.
18/581,165
Granted
Dec 30, 2025
Kind
B2
Abstract

A semiconductor device includes a first conductive feature, a second conductive feature, and a first dielectric layer positioned between the first conductive feature and the second conductive feature. An etch stop layer is over the first dielectric layer. A cap layer is over the first conductive feature, the second conductive feature, and the etch stop layer.

Claims (45)

1 . A method of forming a semiconductor device, comprising:

forming a first conductive feature;

forming a first dielectric layer adjacent the first conductive feature;

selectively forming a blocking layer on a top surface of the first conductive feature;

forming an etch stop layer on a top surface of the first dielectric layer while the blocking layer is positioned on the top surface of the first conductive feature;

removing the blocking layer; and

forming a second dielectric layer over the etch stop layer and the first conductive feature after removing the blocking layer.

2 . The method of claim 1 , wherein the top surface of the first dielectric layer remains exposed after forming the blocking layer.

3 . The method of claim 1 , comprising:

forming a contact extending through at least a portion of the second dielectric layer.

4 . The method of claim 1 , comprising:

forming an encapsulation layer adjacent the first conductive feature before forming the first dielectric layer, wherein forming the first dielectric layer comprises forming the first dielectric layer over the encapsulation layer.

5 . The method of claim 1 , wherein an airgap is defined in the first dielectric layer.

6 . The method of claim 1 , comprising:

forming an encapsulation layer over the first conductive feature and contacting a sidewall of the first conductive feature.

7 . The method of claim 6 , comprising:

removing a first portion of the encapsulation layer over the first conductive feature after forming the first dielectric layer.

8 . The method of claim 7 , wherein a top surface of a second portion of the encapsulation layer remains exposed after forming the blocking layer.

9 . The method of claim 1 , comprising:

forming a cap layer over the first conductive feature after removing the blocking layer and before forming the second dielectric layer.

10 . The method of claim 9 , wherein forming the cap layer comprises forming the cap layer over the etch stop layer.

11 . The method of claim 10 , wherein the cap layer contacts the top surface of the first conductive feature, a sidewall of the etch stop layer, and a top surface of the etch stop layer.

12 . A method of forming a semiconductor device, comprising:

forming a first conductive feature;

forming an encapsulation layer;

forming a first dielectric layer adjacent the first conductive feature after forming the encapsulation layer, wherein forming the first dielectric layer comprises forming the first dielectric layer such that the encapsulation layer is laterally between the first conductive feature and the first dielectric layer;

forming an etch stop layer on a top surface of the first dielectric layer, wherein the etch stop layer does not overlie the first conductive feature; and

forming a second dielectric layer over the etch stop layer and the first conductive feature.

13 . The method of claim 12 , comprising:

forming a cap layer over the first conductive feature and the etch stop layer.

14 . The method of claim 13 , wherein the cap layer contacts a top surface of the first conductive feature and a sidewall of the etch stop layer.

15 . The method of claim 12 , comprising:

removing a first portion of the encapsulation layer over the first conductive feature after forming the first dielectric layer.

16 . A method of forming a semiconductor device, comprising:

forming a first conductive feature;

forming a first dielectric layer adjacent the first conductive feature;

forming a blocking layer on a top surface of the first conductive feature;

forming an etch stop layer on a top surface of the first dielectric layer after forming the blocking layer;

forming a cap layer over the etch stop layer; and

forming a contact to contact a sidewall of the cap layer, a top surface of the etch stop layer, a sidewall of the etch stop layer; and the top surface of the first conductive feature.

17 . The method of claim 16 , comprising:

forming an encapsulation layer before forming the first dielectric layer, wherein the encapsulation layer separates the first conductive feature from the first dielectric layer.

18 . The method of claim 17 , wherein forming the etch stop layer comprises forming the etch stop layer on a top surface of the encapsulation layer.

19 . The method of claim 16 , wherein an airgap is defined in the first dielectric layer.

20 . The method of claim 16 , wherein forming the etch stop layer comprises forming the etch stop layer to contact a sidewall of the blocking layer.

Continuity (3)
Division 17536324 · Nov 29, 2021
Continuation 16552937 · Aug 27, 2019
Related Publication 20240194589A1 · Jun 13, 2024
References Cited (10)
US 10892222B1 · Ding et al. · 2021 [cited by applicant]
US 11189560B2 · Lee · 2021 [cited by examiner]
US 11908792B2 · Lee · 2024 [cited by examiner]
US 20150076705A1 · Singh et al. · 2015 [cited by applicant]
US 20160093566A1 · Ting · 2016 [cited by examiner]
US 20160141206A1 · Bouche et al. · 2016 [cited by applicant]
US 20180286934A1 · Zhao · 2018 [cited by applicant]
US 20200258776A1 · Cheng · 2020 [cited by examiner]
US 20210005548A1 · Lee · 2021 [cited by examiner]
US 20220084941A1 · Lee · 2022 [cited by examiner]
Cited By (1)
US 12,685,130