IP Library Granted Patent US 11,923,337
Granted Patent B2
US 11,923,337 · App. 16/554,779 · Granted Mar 5, 2024

Carrying substrate, electronic package having the carrying substrate, and methods for manufacturing the same

Inventors: Chi-Ching Ho (Taichung, TW); Bo-Hao Ma (Taichung, TW); Yu-Ting Xue (Taichung, TW); Ching-Hung Tseng (Taichung, TW); Guan-Hua Lu (Taichung, TW); Hong-Da Chang (Taichung, TW)
Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.
H01L25/0657H01L21/486H01L21/4882H01L21/563H01L23/3114H01L23/5226H01L24/13H01L2225/06541
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,923,337
App. No.
16/554,779
Granted
Mar 5, 2024
Kind
B2
Abstract

A method of manufacturing a carrying substrate is provided. At least one circuit component is disposed on a first circuit structure. An encapsulation layer is formed on the first circuit structure and encapsulates the circuit component. A second circuit structure is formed on the encapsulation layer and electrically connected to the circuit component. The circuit component is embedded in the encapsulation layer via an existing packaging process. Therefore, the routing area is increased, and a package substrate requiring a large size has a high yield and low manufacturing cost.

Claims (34)

1. A carrying substrate, comprising:

a first circuit structure having a first side and a second side opposing the first side;

at least one circuit component disposed on the first side of the first circuit structure and having a plurality of conductive bodies bonded and electrically connected to two opposing sides thereof, wherein the circuit component is a package substrate having an insulator and a plurality of redistribution layer circuit layers bonded to the insulator or a coreless circuit structure having the insulator and the plurality of redistribution layer circuit layers bonded to the insulator, and the circuit component is electrically connected to the first circuit structure via the plurality of conductive bodies bonded to one of the two opposing sides of the circuit component;

an encapsulation layer formed on the first side of the first circuit structure and encapsulating the circuit component;

a plurality of conductive pillars disposed in the encapsulation layer and around the circuit component; and

a second circuit structure formed on the encapsulation layer and electrically connected to the circuit component,

wherein the plurality of conductive pillars are electrically connected to the first circuit structure and the second circuit structure.

2. The carrying substrate of claim 1 , wherein the circuit component is electrically connected to the second circuit structure via the plurality of conductive bodies bonded to the other one of the two opposing sides of the circuit component.

3. The carrying substrate of claim 1 , further comprising a plurality of conductive bumps disposed on the second circuit structure.

4. The carrying substrate of claim 1 , wherein the at least one circuit component comprises at least four circuit components, and the encapsulation layer encapsulates the at least four circuit components.

5. An electronic package, comprising:

the carrying substrate of claim 1 ; and

at least one electronic component disposed on one of a first side and a second side of the carrying substrate.

6. The electronic package of claim 5 , wherein the electronic component is an active element, a passive element, or a combination thereof.

7. The electronic package of claim 5 , further comprising a plurality of conductive elements disposed on the other one of the first side and the second side of the first circuit structure without the electronic component.

8. The electronic package of claim 5 , further comprising a heat sink disposed on the carrying substrate.

9. The electronic package of claim 8 , wherein the heat sink is in contact with the electronic component.

10. A method for manufacturing an electronic package, comprising:

providing the carrying substrate of claim 1 ; and

disposing at least one electronic component on one of a first side and a second side of the carrying substrate.

11. The method of claim 10 , wherein the electronic component is an active element, a passive element, or a combination thereof.

12. The method of claim 10 , further comprising forming a plurality of conductive elements on the other one of the first side and the second side of the first circuit structure without the electronic component.

13. The method of claim 10 , further comprising disposing a heat sink on the carrying substrate.

14. The method of claim 13 , wherein the heat sink is in contact with the electronic component.

15. A method for manufacturing a carrying substrate, comprising:

providing a first circuit structure having a first side and a second side opposing the first side;

disposing at least one circuit component on the first side of the first circuit structure, wherein the circuit component is a package substrate having an insulator and a plurality of redistribution layer circuit layers bonded to the insulator or a coreless circuit structure having the insulator and the plurality of redistribution layer circuit layers bonded to the insulator, and the circuit component has a plurality of conductive bodies bonded and electrically connected to two opposing sides thereof, and the circuit component is electrically connected to the first circuit structure via the plurality of conductive bodies bonded to one of the two opposing sides;

disposing a plurality of conductive pillars on the first side of the first circuit structure, wherein the plurality of conductive pillars are around the circuit component; and

forming an encapsulation layer on the first side of the first circuit structure, and encapsulating the circuit component and the plurality of conductive pillars with the encapsulation layer.

16. The method of claim 15 , further comprising forming a second circuit structure on the encapsulation layer, and electrically connecting the second circuit structure to the circuit component.

17. The method of claim 16 , wherein the circuit component is electrically connected to the second circuit structure via the plurality of conductive bodies bonded to the other of the two opposing sides.

18. The method of claim 16 , wherein the plurality of conductive pillars are electrically connected to the first circuit structure and the second circuit structure.

19. The method of claim 16 , further comprising disposing a plurality of conductive bumps on the second circuit structure.

20. The method of claim 15 , wherein the at least one electronic circuit component comprises at least four circuit components, and the encapsulation layer encapsulates the at least four circuit components.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2019
From: HO, CHI-CHING; MA, BO-HAO; XUE, YU-TING; TSENG, CHING-HUNG; LU, GUAN-HUA; CHANG, HONG-DA
To: SILICONWARE PRECISION INDUSTRIES CO., LTD.
Reel/Frame 050209/0368 →
Priority Claims (2)
TW 108115386 · May 3, 2019 · national
TW 108126794 · Jul 29, 2019 · national
Continuity (1)
Related Publication 20200350285A1 · Nov 5, 2020