IP Library › Granted Patent US 11,955,337
Granted Patent B2
US 11,955,337 · App. 17/298,332 · Granted Apr 9, 2024

Substrate processing method and substrate processing system

Inventors: Toru Hisamatsu (Miyagi, JP); Takayuki Katsunuma (Miyagi, JP); Shinya Ishikawa (Miyagi, JP); Yoshihide Kihara (Miyagi, JP); Masanobu Honda (Miyagi, JP)
Assignee: TOKYO ELECTRON LIMITED
H01L21/0337H01L21/31144C23C16/042
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,955,337
App. No.
17/298,332
Granted
Apr 9, 2024
Kind
B2
Abstract

A substrate processing method includes: providing a substrate including a mask; forming a film on the mask; forming a reaction layer on a surface layer of the film; and removing the reaction layer by applying energy to the reaction layer.

Claims (21)

1. A substrate processing method comprising:

providing a substrate including a mask;

forming a film on the mask;

forming a reaction layer on a surface layer of the film; and

removing the reaction layer by applying energy to the reaction layer,

wherein in the forming of the reaction layer, a temperature of the substrate is set according to a thickness of the reaction layer to be formed.

2. The substrate processing method according to claim 1 , wherein in the forming of the film, a silicon-containing film is formed by any one of a chemical vapor deposition (CVD), a physical vapor deposition (PVD), and an atomic layer deposition (ALD), or a combination thereof.

3. The substrate processing method according to claim 1 , wherein the mask includes a pattern and

in the forming of the film, when a silicon-containing film is formed more on an upper side of the pattern than a lower side thereof, the silicon-containing film is formed by either or both of the CVD and a quasi-ALD, and when the silicon-containing film is formed equally on the upper side and the lower side of the pattern, the silicon-containing film is formed by the ALD.

4. The substrate processing method according to claim 1 , wherein the forming of the film, the forming of the reaction layer, and the removing of the reaction layer are repeated in an order for a plurality of cycles.

5. The substrate processing method according to claim 1 , wherein the mask is a hard mask.

6. The substrate processing method according to claim 1 , wherein the mask is formed of SiO 2 .

7. The substrate processing method according to claim 1 , wherein the mask is provided on a film to be etched, and

the substrate processing method further comprising etching the film to be etched after the forming of the reaction layer and before the removing of the reaction layer, or after the removing of the reaction layer.

8. A substrate processing method comprising:

providing a substrate including a mask;

forming a film on the mask;

forming a reaction layer on a surface layer of the film; and

removing the reaction layer by applying energy to the reaction layer,

wherein the mask contains a densely formed pattern and a coarsely formed pattern, and

in the forming of the reaction layer, the temperature of the substrate is controlled when forming the reaction layer, thereby controlling pattern widths of the densely formed pattern and the coarsely formed pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2021
From: HISAMATSU, TORU; KATSUNUMA, TAKAYUKI; ISHIKAWA, SHINYA; KIHARA, YOSHIHIDE; HONDA, MASANOBU
To: TOKYO ELECTRON LIMITED
Reel/Frame 056490/0325 →
Priority Claims (1)
JP 2018-225894 · Nov 30, 2018 · national
Continuity (1)
Related Publication 20220115235A1 · Apr 14, 2022