IP Library › Granted Patent US 11,967,505
Granted Patent B2
US 11,967,505 · App. 18/137,572 · Granted Apr 23, 2024

Method for manufacturing sputtering target, method for forming oxide film, and transistor

Inventors: Shunpei Yamazaki (Setagaya, JP); Masashi Tsubuku (Atsugi, JP); Masashi Oota (Atsugi, JP); Yoichi Kurosawa (Atsugi, JP); Noritaka Ishihara (Koza, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L21/02631B82Y30/00C01G15/006C23C14/08C23C14/086C23C14/3414C30B1/04C30B23/08C30B28/02C30B29/22C30B29/68H01J37/3429H01L21/02565H01L21/02609H01L29/045H01L29/24H01L29/66969H01L29/7869H01L29/78696C01P2002/32C01P2002/72C01P2002/85C01P2004/04C01P2004/61C01P2004/62C01P2004/64H01J2237/081H01J2237/3322H01J2237/3323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,967,505
App. No.
18/137,572
Granted
Apr 23, 2024
Kind
B2
Abstract

A method for manufacturing a sputtering target with which an oxide semiconductor film with a small amount of defects can be formed is provided. Alternatively, an oxide semiconductor film with a small amount of defects is formed. A method for manufacturing a sputtering target is provided, which includes the steps of: forming a polycrystalline In-M-Zn oxide (M represents a metal chosen among aluminum, titanium, gallium, yttrium, zirconium, lanthanum, cesium, neodymium, and hafnium) powder by mixing, sintering, and grinding indium oxide, an oxide of the metal, and zinc oxide; forming a mixture by mixing the polycrystalline In-M-Zn oxide powder and a zinc oxide powder; forming a compact by compacting the mixture; and sintering the compact.

Claims (17)

1. A semiconductor device comprising:

a gate electrode;

a gate insulating film over the gate electrode;

a first oxide film over the gate insulating film, the first oxide film comprising In, Ga and Zn;

a second oxide film over the first oxide film, the second oxide film comprising In, Ga and Zn; and

a source electrode and a drain electrode over the second oxide film,

wherein the first oxide film comprises a microcrystal,

wherein the second oxide film comprises a c-axis aligned crystal part, and

wherein an atomic ratio of metal elements of the second oxide film satisfies Zn>Ga and Ga>In.

2. The semiconductor device according to claim 1 , wherein the c-axes of the c-axis aligned crystal part are aligned in a direction parallel to a normal vector of a surface where the second oxide film is formed or a top surface of the second oxide film.

3. The semiconductor device according to claim 1 ,

wherein a direction of an a-axis of a first region of the second oxide film is different from a direction of an a-axis of a second region of the second oxide film, and

wherein a direction of a b-axis of the first region of the second oxide film is different from a direction of a b-axis of the second region of the second oxide film.

4. The semiconductor device according to claim 1 , wherein an electron diffraction pattern of the second oxide film shows a plurality of bright spots.

5. The semiconductor device according to claim 1 ,

wherein the second oxide film comprises crystals aligned in a c-axis direction in the c-axis aligned crystal part, and

wherein a size of the crystals of the second oxide film is greater than or equal to 1 nm and less than or equal to 100 nm.

Priority Claims (1)
JP 2013-038402 · Feb 28, 2013 · national
Continuity (6)
Continuation 17491637 · Oct 1, 2021
Continuation 16730292 · Dec 30, 2019
Continuation 15451715 · Mar 7, 2017
Continuation 15006607 · Jan 26, 2016
Continuation 14187960 · Feb 24, 2014
Related Publication 20230260785A1 · Aug 17, 2023