Cavity in metal interconnect structure
An integrated circuit device includes a dielectric structure within a metal interconnect over a substrate. The dielectric structure includes a cavity. A first dielectric layer provides a roof for the cavity. A second dielectric layer provides a floor for the cavity. A material distinct from the first dielectric layer and the second dielectric layer provides a side edge for the cavity. In a central area of the cavity, the cavity has a constant height. The height may be selected to provide a low parasitic capacitance between features above and below the cavity. The roof of the cavity may be flat. A gate dielectric may be formed over the roof. The dielectric structure is particularly useful for reducing parasitic capacitances when employing back-end-of-line (BEOL) transistors.
1. A method of manufacturing an integrated circuit device, comprising:
forming a stack comprising a first dielectric layer, a second layer, and a third dielectric layer, wherein the second layer is between the first dielectric layer and the third dielectric layer and has a distinct composition from the first dielectric layer and the third dielectric layer;
etching trenches in the stack;
filling the trenches with metal;
forming one or more openings in the third dielectric layer;
etching the second layer through the one or more openings to form a cavity between the first dielectric layer and the third dielectric layer; and
sealing the one or more openings so that the cavity remains between the first dielectric layer and the third dielectric layer.
2. The method of claim 1 , wherein:
the first dielectric layer and the third dielectric layer are oxides; and
the second layer is a nitride.
3. The method of claim 1 , wherein etching progresses until two or more of the one or more openings are connected through a space previously occupied by the second layer.
4. The method of claim 1 , wherein the etching leaves the second layer with an area less than one fourth an area of the first dielectric layer.
5. The method of claim 1 , further comprising
lining the trenches with an oxide semiconductor prior to
filling the trenches with metal.
6. A method of manufacturing an integrated circuit device, the method comprising:
providing a partially manufactured device comprising a conductive structure laterally flanked by a dielectric stack comprising at least a first dielectric layer and a second dielectric layer, wherein the first dielectric layer is over the second dielectric layer and has a distinct composition from the second dielectric layer;
forming one or more openings in the first dielectric layer;
using a selective etch process to remove a portion of the second dielectric layer to form a cavity below the first dielectric layer; and
filling the one or more openings to seal off the cavity;
wherein the cavity is positioned to reduce a capacitance of a back-end-of-line transistor.
7. The method of claim 6 , wherein the dielectric stack comprises a third dielectric layer below the second dielectric layer and the third dielectric layer has the same composition as the first dielectric layer.
8. The method of claim 7 , wherein the first dielectric layer is a silicon oxide and the second dielectric layer is a silicon nitride.
9. The method of claim 6 , wherein the conductive structure is metallic and has a metal oxide semiconductor liner.
10. The method of claim 9 , wherein the conductive structure is a wire.
11. The method of claim 9 , wherein the metal oxide semiconductor liner provides a sidewall for the cavity.
12. The method of claim 6 , wherein a roof of the cavity is below a top of the first dielectric layer.
13. The method of claim 6 , wherein a roof of the cavity is below the first dielectric layer.
14. The method of claim 6 , wherein a gate dielectric for the back-end-of-line transistor is directly over the cavity.
15. A method of manufacturing an integrated circuit device, the method comprising:
forming a dielectric stack comprising a first dielectric layer, a second dielectric layer, and a third dielectric layer, wherein the second dielectric layer is between the first dielectric layer and the third dielectric layer and has a distinct composition from the first dielectric layer and the third dielectric layer;
etching a trench or hole in the dielectric stack;
filling the trench or hole to form a conductive wire or via; and
selectively etching the second dielectric layer to form a cavity between the first dielectric layer and the third dielectric layer.
16. The method of claim 15 , wherein filling the trench or hole to form a conductive wire or via comprises lining the trench or hole with a metal oxide semiconductor and then filling the trench or hole with a conductive material that is distinct from the metal oxide semiconductor.
17. The method of claim 16 , wherein selectively etching the second dielectric layer extends the cavity to the metal oxide semiconductor.
18. The method of claim 16 , wherein selectively etching to form a cavity between the first dielectric layer and the third dielectric layer comprises forming one or more holes in the first dielectric layer and etching the second dielectric layer through the one or more holes.
19. The method of claim 15 , wherein the cavity is disposed between two gate electrodes.
20. The method of claim 15 wherein, further comprising:
forming a high-κ dielectric layer over the cavity and over the conductive wire or via;
forming a semiconductor layer over the high-κ dielectric layer; and
forming source and drain regions over the semiconductor layer;
wherein the conductive wire or via provides a gate electrode and the semiconductor layer provides a channel for a back-end-of-line transistor.