IP Library › Granted Patent US 12,132,121
Granted Patent B2
US 12,132,121 · App. 18/107,559 · Granted Oct 29, 2024

Semiconductor device and manufacturing method thereof

Inventors: Shunpei Yamazaki (Setagaya, JP); Satoshi Shinohara (Fujisawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78696H01L29/045H01L29/24H01L29/786H01L29/7869H01L29/78693
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,132,121
App. No.
18/107,559
Granted
Oct 29, 2024
Kind
B2
Abstract

Provided are a transistor which has electrical characteristics requisite for its purpose and uses an oxide semiconductor layer and a semiconductor device including the transistor. In the bottom-gate transistor in which at least a gate electrode layer, a gate insulating film, and the semiconductor layer are stacked in this order, an oxide semiconductor stacked layer including at least two oxide semiconductor layers whose energy gaps are different from each other is used as the semiconductor layer. Oxygen and/or a dopant may be added to the oxide semiconductor stacked layer.

Claims (65)

1. A semiconductor device comprising:

a gate electrode;

a gate insulating film over the gate electrode;

a first oxide semiconductor layer over the gate insulating film;

a second oxide semiconductor layer over and in contact with the first oxide semiconductor layer;

a first conductive layer over and in electrical contact with the second oxide semiconductor layer;

a second conductive layer over and in electrical contact with the second oxide semiconductor layer; and

an oxide insulating layer over the first conductive layer, the second conductive layer, and the second oxide semiconductor layer,

wherein the first oxide semiconductor layer comprises indium, tin, and zinc,

wherein the second oxide semiconductor layer comprises indium, gallium, and zinc,

wherein an atomic ratio of indium to tin in the first oxide semiconductor layer is greater than an atomic ratio of indium to gallium in the second oxide semiconductor layer, and

wherein a c-axis of a crystal in the second oxide semiconductor layer is perpendicular to an upper surface of the second oxide semiconductor layer.

2. The semiconductor device according to claim 1 ,

wherein an energy gap of the first oxide semiconductor layer is smaller than an energy gap of the second oxide semiconductor layer.

3. The semiconductor device according to claim 1 ,

wherein an energy gap of the first oxide semiconductor layer is different from an energy gap of the second oxide semiconductor layer.

4. The semiconductor device according to claim 1 ,

wherein the second oxide semiconductor layer is in contact with a side surface of the first oxide semiconductor layer.

5. The semiconductor device according to claim 1 , further comprising:

a first transistor comprising silicon in a channel formation region; and

a first insulating layer over the first transistor and under the first oxide semiconductor layer.

6. A semiconductor device comprising:

a gate electrode;

a gate insulating film over the gate electrode;

a first oxide semiconductor layer over the gate insulating film;

a second oxide semiconductor layer over and in contact with the first oxide semiconductor layer;

a first conductive layer over and in electrical contact with the second oxide semiconductor layer;

a second conductive layer over and in electrical contact with the second oxide semiconductor layer; and

an oxide insulating layer over the first conductive layer, the second conductive layer, and the second oxide semiconductor layer,

wherein the first oxide semiconductor layer comprises indium, tin, and zinc,

wherein the second oxide semiconductor layer comprises indium, gallium, and zinc,

wherein an atomic ratio of indium to tin in the first oxide semiconductor layer is greater than an atomic ratio of indium to gallium in the second oxide semiconductor layer,

wherein an atomic ratio of zinc to indium in the first oxide semiconductor layer is different from an atomic ratio of zinc to indium in the second oxide semiconductor layer, and

wherein a c-axis of a crystal in the second oxide semiconductor layer is perpendicular to an upper surface of the second oxide semiconductor layer.

7. The semiconductor device according to claim 6 ,

wherein an energy gap of the first oxide semiconductor layer is smaller than an energy gap of the second oxide semiconductor layer.

8. The semiconductor device according to claim 6 ,

wherein an energy gap of the first oxide semiconductor layer is different from an energy gap of the second oxide semiconductor layer.

9. The semiconductor device according to claim 6 ,

wherein the second oxide semiconductor layer is in contact with a side surface of the first oxide semiconductor layer.

10. The semiconductor device according to claim 6 , further comprising:

a first transistor comprising silicon in a channel formation region; and

a first insulating layer over the first transistor and under the first oxide semiconductor layer.

11. A semiconductor device comprising:

a gate electrode;

a gate insulating film over the gate electrode;

a first oxide semiconductor layer over the gate insulating film;

a second oxide semiconductor layer over and in contact with the first oxide semiconductor layer;

a first conductive layer over and in electrical contact with the second oxide semiconductor layer;

a second conductive layer over and in electrical contact with the second oxide semiconductor layer; and

an oxide insulating layer over the first conductive layer, the second conductive layer, and the second oxide semiconductor layer,

wherein the first oxide semiconductor layer comprises indium, tin, and zinc,

wherein the second oxide semiconductor layer comprises indium, gallium, and zinc,

wherein an atomic ratio of indium to tin in the first oxide semiconductor layer is greater than an atomic ratio of indium to gallium in the second oxide semiconductor layer,

wherein a c-axis of a crystal in the second oxide semiconductor layer is perpendicular to an upper surface of the second oxide semiconductor layer, and

wherein a crystallinity of the first oxide semiconductor layer is different from a crystallinity of the second oxide semiconductor layer.

12. The semiconductor device according to claim 11 ,

wherein an energy gap of the first oxide semiconductor layer is smaller than an energy gap of the second oxide semiconductor layer.

13. The semiconductor device according to claim 11 ,

wherein an energy gap of the first oxide semiconductor layer is different from an energy gap of the second oxide semiconductor layer.

14. The semiconductor device according to claim 11 ,

wherein the second oxide semiconductor layer is in contact with a side surface of the first oxide semiconductor layer.

15. The semiconductor device according to claim 11 , further comprising:

a first transistor comprising silicon in a channel formation region; and

a first insulating layer over the first transistor and under the first oxide semiconductor layer.

Priority Claims (1)
JP 2011-152099 · Jul 8, 2011 · national
Continuity (9)
Continuation 17308658 · May 5, 2021
Continuation 16847912 · Apr 14, 2020
Continuation 16053188 · Aug 2, 2018
Continuation 15645217 · Jul 10, 2017
Continuation 15356976 · Nov 21, 2016
Continuation 14933392 · Nov 5, 2015
Continuation 14590133 · Jan 6, 2015
Continuation 13527882 · Jun 20, 2012
Related Publication 20230275159A1 · Aug 31, 2023
Cited By (1)
US 12,336,227