IP Library Granted Patent US 12,200,260
Granted Patent B2
US 12,200,260 · App. 17/617,492 · Granted Jan 14, 2025

Image processing apparatus and method

Inventor: Tsuyoshi Kimura (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H04N19/70H04N19/177
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,200,260
App. No.
17/617,492
Granted
Jan 14, 2025
Kind
B2
Abstract

Provided is an image processing apparatus and method for shortening a delay from inputting of a stream till generation of a decoded image. The image processing apparatus generates an encoded stream by adding at least part of header information about a second access unit (AU) to be processed immediately after a first AU or information regarding at least part of the header information, to supplemental enhancement information (SEI) about the first AU.

Claims (51)

1. An image processing apparatus, comprising:

at least one processor configured to:

extract one of a first part of header information of a second access unit (AU) or information regarding a second part of the header information of the second AU;

add, to supplemental enhancement information (SEI) of a first AU, the one of:

the first part of the header information of the second AU, wherein the second AU is processed subsequent to the first AU, or

the information regarding the second part of the header information of the second AU;

add, to the SEI of the first AU, a generation pattern for generation of a part of header information of a third AU, wherein the third AU is processed subsequent to the second AU; and

generate an encoded stream based on

the addition of the generation pattern, and

the addition of the one of the first part of the header information of the second AU or the information regarding the second part of the header information of the second AU.

2. The image processing apparatus according to claim 1 , wherein

the first AU is a top AU in a group of pictures (GOP),

the at least one processor is further configured to add the part of the header information of the third AU to the SEI of the first AU, and

the third AU is subsequent to the second AU in the GOP.

3. The image processing apparatus according to claim 1 , wherein the first AU is a top AU in a GOP.

4. The image processing apparatus according to claim 1 , wherein the first part of the header information of the second AU includes information necessary in a preprocessing operation for a decoding process.

5. The image processing apparatus according to claim 4 , wherein the information necessary in the preprocessing operation includes information necessary in picture order count (POC) generation.

6. The image processing apparatus according to claim 4 , wherein the information necessary in the preprocessing operation includes a parameter that varies with each picture of a plurality of pictures.

7. The image processing apparatus according to claim 4 , wherein the preprocessing operation includes a parsing process for the header information of the second AU, a POC generation process, and a RefPicList generation process.

8. An image processing method by an image processing apparatus, the image processing method comprising:

extracting one of a first part of header information of a second access unit (AU) or information regarding a second part of the header information of the second AU;

adding, to supplemental enhancement information (SEI) of a first AU, the one of:

the first part of the header information of the second AU, wherein the second AU is processed subsequent to the first AU, or

the information regarding the second part of the header information of the second AU;

adding, to the SEI of the first AU, a generation pattern for generation of a part of header information of a third AU, wherein the third AU is processed subsequent to the second AU; and

generating an encoded stream based on

the addition of the generation pattern, and

the addition of the one of the first part of the header information of the second AU or the information regarding the second part of the header information of the second AU.

9. An image processing apparatus, comprising:

at least one processor configured to:

receive an encoded stream that includes header information of a second access unit (AU);

decode the second AU based on the header information of the second AU in the encoded stream, wherein

the encoded stream is based on

extraction of one of a first part of the header information of the second AU or information regarding a second part of the header information of the second AU,

addition of the one of the first part of the header information of the second AU or the information regarding the second part of the header information of the second AU, to supplemental enhancement information (SEI) of a first AU, and

addition of a generation pattern to the SEI of the first AU,

the generation pattern is for generation of a part of header information of a third AU, and

the third AU is processed subsequent to the second AU;

execute a first process on the first AU; and

execute a second process on the second AU subsequent to the execution of the first AU.

10. An image processing method by an image processing apparatus, the image processing method comprising:

receiving an encoded stream that includes header information of a second access unit (AU);

decoding the second AU based on the header information of the second AU in the encoded stream, wherein

the encoded stream is based on

extraction of one of a first part of the header information of the second AU or information regarding a second part of the header information of the second AU,

addition of the one of the first part of the header information of the second AU or the information regarding the second part of the header information of the second AU, to supplemental enhancement information (SEI) of a first AU, and

addition of a generation pattern to the SEI of the first AU,

the generation pattern is for generation of a part of header information of a third AU,

the third AU is processed subsequent to the second AU;

executing a first process on the first AU; and

executing a second process on the second AU subsequent to the execution of the first AU.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2021
From: KIMURA, TSUYOSHI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 058492/0456 →
Priority Claims (1)
JP 2019-114623 · Jun 20, 2019 · national
Continuity (1)
Related Publication 20220256194A1 · Aug 11, 2022
References Cited (25)
US 20100021143A1 · Toma et al. · 2010 [cited by applicant]
US 20100202759A1 · Sasaki · 2010 [cited by examiner]
US 20100272172A1 · Chiba · 2010 [cited by examiner]
US 20140093180A1 · Esenlik · 2014 [cited by applicant]
US 20150181233A1 · Ramasubramonian · 2015 [cited by examiner]
US 20150271525A1 · Hendry · 2015 [cited by examiner]
CN 101548548A · 2009 [cited by applicant]
CN 101695114A · 2010 [cited by applicant]
CN 103959768A · 2014 [cited by applicant]
CN 104303503A · 2015 [cited by applicant]
CN 104935944A · 2015 [cited by applicant]
CN 107409229A · 2017 [cited by applicant]
EP 2190192A1 · 2010 [cited by applicant]
JP 2009027738A · 2009 [cited by applicant]
KR 1020100033445A · 2010 [cited by applicant]
WO 2005120060A1 · 2005 [cited by applicant]
WO WO2012124300A1 · 2012 [cited by applicant]
WO WO2016111199A1 · 2016 [cited by applicant]
International Search Report and Written Opinion of PCT Application No. PCT/JP2020/022487, issued on Aug. 11, 2020, 09 pages of ISRWO. [cited by applicant]
Sjoberg, et al., “Overview of HEVC High-Level Syntax and Reference Picture Management”, Transactions on Circuits and Systems for Video Technology, IEEE, vol. 22, No. 12, Dec. 2012, pp. 1858-1870. [cited by applicant]
Onishi, et al., “Single-chip 4K 60fps 4:2:2 HEVC Video Encoder LSI with 8K Scalability”, Symposium on VLSI Circuits (VLSI Circuits), Jun. 17-19, 2015, 09 pages. [cited by applicant]
Yoon , et al., “An H.265/HEVC Codec for UHD (3840×2160) Capturing and Playback”, International SoC Design Conference (ISOCC), IEEE, Nov. 17-19, 2013, pp. 218-220. [cited by applicant]
“Infrastructure of audiovisual services—Coding of moving video” Series H: Audiovisual and Multimedia Systems, High efficiency video coding, Telecommunication Standardization Sector of ITU-T, T-REC-H.265-201802, Feb. 13,… [cited by applicant]
Rajan Joshi et al., “High Efficiency Video Coding (HEVC) Screen Content Coding: Draft 4”, Document: JCTVC-U1005, [online], Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG… [cited by applicant]
Yongjun Wu, et al., “Indication of the end of coded data for pictures and partial-picture regions”, Document: JCTVC-S0148, [online], Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG 16 WP 3 and ISO/IEC JTC … [cited by applicant]