IP Library Granted Patent US 12,205,875
Granted Patent B2
US 12,205,875 · App. 17/691,245 · Granted Jan 21, 2025

Semiconductor device and manufacturing method thereof

Inventors: Satoshi Tsukiyama (Yokohama Kanagawa, JP); Hideo Aoki (Yokohama Kanagawa, JP); Hiroshi Oota (Yokkaichi Mie, JP); Tomoyasu Yamada (Yokkaichi Mie, JP); Yuki Takahashi (Mie Mie, JP)
Assignee: Kioxia Corporation
H01L23/49822H01L21/4857H01L21/486H01L23/49816H01L23/49838H01L24/16H01L24/32H01L24/48H01L24/73H01L25/105H01L2224/16227H01L2224/16237H01L2224/32145H01L2224/32225H01L2224/48095H01L2224/48145H01L2224/48227H01L2224/73204H01L2224/73265H01L2225/06506H01L2225/0651H01L2225/06524H01L2225/06562H01L2225/1023H01L2924/1431H01L2924/1438H01L2924/1611H01L2924/16152H01L2924/16251H01L2924/1811H01L2924/182H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,205,875
App. No.
17/691,245
Granted
Jan 21, 2025
Kind
B2
Abstract

A semiconductor device according to the present embodiment includes a substrate and a semiconductor chip. The substrate has a first face and a plurality of conductive connection parts provided on the first face. The semiconductor chip has a second face that faces the first face and a plurality of connection bumps provided on the second face and electrically connected to the plurality of conductive connection parts. The conductive connection part arranged in a chip outer peripheral region of a chip region on the first face where the semiconductor chip is arranged is different in thickness from the conductive connection part arranged in a chip central region of the chip region.

Claims (51)

1. A semiconductor device comprising:

a substrate having a first face and a plurality of conductive connection parts provided on the first face; and

a semiconductor chip having a second face that faces the first face and a plurality of connection bumps provided on the second face and electrically connected to the plurality of conductive connection parts,

wherein:

a thickness of a conductive connection part arranged in a chip outer peripheral region of a chip region on the first face where the semiconductor chip is arranged is different from a thickness of a conductive connection part arranged in a chip central region of the chip region,

the substrate further includes a plurality of columnar electrodes provided so as to extend in a normal direction of the first face and electrically connected to the plurality of conductive connection parts, and

the columnar electrodes and the conductive connection parts include:

a first metal layer; and

a second metal layer that is provided above the first metal layer and is different from the first metal layer.

2. The semiconductor device according to claim 1 , wherein the conductive connection part arranged in the chip outer peripheral region is thicker than the conductive connection part arranged in the chip central region.

3. The semiconductor device according to claim 1 , wherein, a difference between a maximum value and a minimum value from among thicknesses of the plurality of conductive connection parts is in a range of approximately 3 μm to approximately 20 μm.

4. The semiconductor device according to claim 1 , wherein:

the conductive connection part arranged in the chip central region is arranged so as to overlap with a corresponding one of the columnar electrodes when viewed in the normal direction, and

the conductive connection part arranged in the chip outer peripheral region is arranged away from a corresponding one of the columnar electrodes when viewed in the normal direction.

5. The semiconductor device according to claim 1 , wherein:

the conductive connection part arranged in the chip central region is arranged so as to overlap with a corresponding one of the columnar electrodes when viewed in the normal direction, and

the conductive connection part arranged in the chip outer peripheral region is arranged so as to at least partly overlap with a corresponding one of the columnar electrodes when viewed in the normal direction.

6. The semiconductor device according to claim 1 , wherein the first metal layer is provided so as to reach a predetermined height lower than the first face.

7. The semiconductor device according to claim 1 , wherein the first metal layers have a substantially same thickness.

8. The semiconductor device according to claim 1 , wherein a thickness of the first metal layer arranged in the chip outer peripheral region is different from a thickness of the first metal layer arranged in the chip central region.

9. The semiconductor device according to claim 1 , wherein the first metal layer and the second metal layer are different from each other in at least one of a material and a concentration and a type of impurities.

10. The semiconductor device according to claim 1 , wherein:

the substrate further includes a first wiring part provided on the first face and arranged in a region different from the chip region, and

a thickness of the first wiring part is between the thickness of the conductive connection part arranged in the chip outer peripheral region and the thickness of the conductive connection part arranged in the chip central region.

11. The semiconductor device according to claim 1 , wherein a difference between the thickness of the conductive connection part arranged in the chip outer peripheral region and the thickness of the conductive connection part arranged in the chip central region corresponds to a warpage of the semiconductor chip occurring at a time of being connected to the substrate.

12. The semiconductor device according to claim 1 , wherein the thickness of the conductive connection part gradually changes in a region from a central part to an outer peripheral end part of the semiconductor chip.

13. The semiconductor device according to claim 1 , wherein the connection bumps have a substantially same thickness or diameter in a region from a central part to an outer peripheral end part of the semiconductor chip.

14. A semiconductor device manufacturing method comprising:

forming, on a first face of a substrate, a plurality of conductive connection parts whose thicknesses are different depending on their position on the first face; and

providing a semiconductor chip having a second face and a plurality of connection bumps provided on the second face on the substrate, so that the connection bumps are electrically connected to the conductive connection parts,

wherein:

a thickness of a conductive connection part arranged in a chip outer peripheral region of a chip region on the first face where the semiconductor chip is arranged is different from a thickness of a conductive connection part arranged in a chip central region of the chip region, and

the semiconductor device manufacturing method further comprises:

forming a plurality of holes on the first face of the substrate;

forming a plurality of columnar electrodes so as to fill the plurality of holes; and

forming a conductive connection part overlapped with a corresponding one of the columnar electrodes, when viewed in a normal direction of the first face, in the chip central region on the first face, and forming a conductive connection part away from a corresponding one of the columnar electrodes, when viewed in the normal direction of the first face, in the chip outer peripheral region on the first face.

15. A semiconductor device comprising:

a substrate having a first face and a plurality of conductive connection parts provided on the first face; and

a semiconductor chip having a second face that faces the first face and a plurality of connection bumps provided on the second face and electrically connected to the plurality of conductive connection parts,

wherein:

a thickness of a conductive connection part arranged in a chip outer peripheral region of a chip region on the first face where the semiconductor chip is arranged is different from a thickness of a conductive connection part arranged in a chip central region of the chip region,

the substrate further includes a plurality of columnar electrodes provided so as to extend in a normal direction of the first face and electrically connected to the plurality of conductive connection parts,

the conductive connection part arranged in the chip central region is arranged so as to overlap with a corresponding one of the columnar electrodes when viewed in the normal direction, and

the conductive connection part arranged in the chip outer peripheral region is arranged so as to at least partly overlap with a corresponding one of the columnar electrodes when viewed in the normal direction.

16. The semiconductor device according to claim 15 , wherein the columnar electrodes and the conductive connection parts comprise an integral third metal layer.

17. The semiconductor device according to claim 15 , wherein the columnar electrodes and the conductive connection parts include:

a first metal layer; and

a second metal layer that is provided above the first metal layer and different from the first metal layer.

18. The semiconductor device according to claim 17 , wherein the first metal layers have a substantially same thickness.

19. The semiconductor device according to claim 17 , wherein a thickness of the first metal layer arranged in the chip outer peripheral region is different from a thickness of the first metal layer arranged in the chip central region.

20. The semiconductor device according to claim 17 , wherein the first metal layer and the second metal layer are different from each other in at least one of a material and a concentration and a type of impurities.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2022
From: TSUKIYAMA, SATOSHI; AOKI, HIDEO; OOTA, HIROSHI; YAMADA, TOMOYASU; TAKAHASHI, YUKI
To: KIOXIA CORPORATION
Reel/Frame 059220/0837 →
Priority Claims (1)
JP 2021-132880 · Aug 17, 2021 · national
Continuity (1)
Related Publication 20230058480A1 · Feb 23, 2023
References Cited (13)
US 6094354A · Nakajoh et al. · 2000 [cited by applicant]
US 8952532B2 · Zheng · 2015 [cited by examiner]
US 9396998B2 · Kurita et al. · 2016 [cited by applicant]
US 9622347B2 · Oi et al. · 2017 [cited by applicant]
US 9852970B2 · Kobayashi et al. · 2017 [cited by applicant]
US 11476149B2 · Chen · 2022 [cited by examiner]
US 11963307B2 · Doyle · 2024 [cited by examiner]
US 20110108982A1 · Kim · 2011 [cited by examiner]
US 20120319289A1 · Mori et al. · 2012 [cited by applicant]
US 20140091463A1 · Yu · 2014 [cited by examiner]
US 20180342475A1 · Wirz et al. · 2018 [cited by applicant]
US 20200344881A1 · Tonaru et al. · 2020 [cited by applicant]
US 20220302011A1 · Lin · 2022 [cited by examiner]
Cited By (1)
US 12,648,428