IP Library Granted Patent US 12,218,633
Granted Patent B2
US 12,218,633 · App. 17/376,878 · Granted Feb 4, 2025

Power amplifier circuit

Inventors: Satoshi Goto (Kyoto, JP); Yoshiki Kogushi (Kyoto, JP); Yuri Honda (Kyoto, JP); Kenichi Shimamoto (Kyoto, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
H03F1/0216H03F3/45475H03F2200/102
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,218,633
App. No.
17/376,878
Granted
Feb 4, 2025
Kind
B2
Abstract

A power amplifier circuit according to the present disclosure includes an amplifier circuit serving as a differential amplifier circuit configured to be activated by a supply voltage that is variable in accordance with amplitude of a signal, a bias circuit configured to output a bias to be supplied to the amplifier circuit, and first and second dispersion circuits respectively provided for a pair of differential signals outputted from the amplifier circuit and configured to control dependence of gain of the differential amplifier circuit on the supply voltage.

Claims (47)

1. A power amplifier circuit comprising:

a differential amplifier circuit configured to be activated by a supply voltage, the supply voltage varying in accordance with a varying amplitude of a signal;

a bias circuit configured to output a bias to the differential amplifier circuit; and

first and second dispersion circuits configured to control a dependency of a gain of the differential amplifier circuit on the supply voltage, the first and second dispersion circuits being respectively provided for a pair of differential signals outputted from the differential amplifier circuit.

2. The power amplifier circuit according to claim 1 , further comprising:

a transformer, the pair of differential signals outputted from the differential amplifier circuit being inputted to the transformer,

wherein the first and second dispersion circuits are coupled to a primary side of the transformer.

3. A power amplifier circuit comprising:

a differential amplifier circuit configured to be activated by a supply voltage, the supply voltage varying in accordance with a varying amplitude of a signal;

a bias circuit configured to output a bias to the differential amplifier circuit;

first and second dispersion circuits configured to control a dependency of a gain of the differential amplifier circuit on the supply voltage, the first and second dispersion circuits being respectively provided for a pair of differential signals outputted from the differential amplifier circuit;

a first resistor through which a first of the pair of differential signals outputted from the differential amplifier circuit passes between the differential amplifier circuit and the first dispersion circuit; and

a second resistor through which a second of the pair of differential signals passes between the differential amplifier circuit and the second dispersion circuit, wherein:

a resistance of the first resistor and a resistance of the second resistor are substantially identical,

a first end of the first resistor and a first end of the second resistor are coupled to each other,

the first of the pair of differential signals is inputted to a second end of the first resistor,

the second of the pair of differential signals is inputted to a second end of the second resistor, and

the first and second dispersion circuits are coupled to the first ends of the first and second resistors.

4. The power amplifier circuit according to claim 3 , further comprising:

a transformer, the pair of differential signals outputted from the differential amplifier circuit being inputted to the transformer,

wherein the second end of the first resistor and the second end of the second resistor are coupled to a primary side of the transformer.

5. The power amplifier circuit according to claim 1 , wherein the bias circuit is configured to supply the bias to the differential amplifier circuit.

6. The power amplifier circuit according to claim 3 , wherein the bias circuit is configured to supply the bias to the differential amplifier circuit.

7. The power amplifier circuit according to claim 1 , further comprising:

a second amplifier circuit in a stage after the differential amplifier circuit,

wherein the bias circuit is configured to supply the bias to the second amplifier circuit.

8. The power amplifier circuit according to claim 3 , further comprising:

a second amplifier circuit in a stage after the differential amplifier circuit,

wherein the bias circuit is configured to supply the bias to the second amplifier circuit.

9. The power amplifier circuit according to claim 1 , further comprising:

a second amplifier circuit in a stage before the differential amplifier circuit,

wherein the bias circuit is configured to supply the bias to the second amplifier circuit.

10. The power amplifier circuit according to claim 3 , further comprising:

a second amplifier circuit in a stage before the differential amplifier circuit,

wherein the bias circuit is configured to supply the bias to the second amplifier circuit.

11. The power amplifier circuit according to claim 1 , further comprising:

a second amplifier circuit in a stage before the differential amplifier circuit; and

a second bias circuit, wherein:

the bias circuit is configured to supply the bias to the differential amplifier circuit, and

the second bias circuit is configured to supply a second bias to the second amplifier circuit.

12. The power amplifier circuit according to claim 3 , further comprising:

a second amplifier circuit in a stage before the differential amplifier circuit; and

a second bias circuit, wherein:

the bias circuit is configured to supply the bias to the differential amplifier circuit, and

the second bias circuit is configured to supply a second bias to the second amplifier circuit.

13. The power amplifier circuit according to claim 1 , wherein the bias circuit comprises a feedback circuit configured to feed back a part of the bias such that the bias is maintained at a constant level.

14. The power amplifier circuit according to claim 3 , wherein the bias circuit comprises a feedback circuit configured to feed back a part of the bias such that the bias is maintained at a constant level.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2021
From: GOTO, SATOSHI; KOGUSHI, YOSHIKI; HONDA, YURI; SHIMAMOTO, KENICHI
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 056870/0608 →
Priority Claims (2)
JP 2020-121804 · Jul 16, 2020 · national
JP 2020-219345 · Dec 28, 2020 · national
Continuity (1)
Related Publication 20220021341A1 · Jan 20, 2022
References Cited (6)
US 20180375474A1 · Namie · 2018 [cited by examiner]
US 20200136559A1 · Shimamoto · 2020 [cited by examiner]
US 20200366257A1 · Roiz · 2020 [cited by examiner]
JP 2012138677A · 2012 [cited by applicant]
JP 2018195954A · 2018 [cited by applicant]
JP 2020065244A · 2020 [cited by applicant]