IP Library › Granted Patent US 12,230,178
Granted Patent B2
US 12,230,178 · App. 18/577,805 · Granted Feb 18, 2025

Display device

Inventor: Keiichi Yamamoto (Kameyama, JP)
Assignee: Sharp Display Technology Corporation
G09G3/006G09G3/3233G09G2300/0819G09G2300/0842G09G2320/041G09G2330/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,230,178
App. No.
18/577,805
Granted
Feb 18, 2025
Kind
B2
Abstract

A display device includes: at least one first pixel including a first drive transistor and a first initialization transistor configured to initialize the first drive transistor; at least one second pixel including a second drive transistor and a second initialization transistor configured to initialize the second drive transistor; a first initialization line connected to the first drive transistor via the first initialization transistor; a second initialization line connected to the second drive transistor via the second initialization transistor; and a first temperature detection transistor connected to the second initialization line, the first temperature detection transistor including a gate connected to the first initialization line.

Claims (35)

1. A display device comprising:

at least one first pixel including a first drive transistor and a first initialization transistor configured to initialize the first drive transistor;

at least one second pixel including a second drive transistor and a second initialization transistor configured to initialize the second drive transistor;

a first initialization line connected to the first drive transistor via the first initialization transistor;

a second initialization line connected to the second drive transistor via the second initialization transistor; and

a first temperature detection transistor connected to the second initialization line, the first temperature detection transistor including a gate connected to the first initialization line,

wherein the at least one first pixel further includes a monitor transistor connected to the first drive transistor, and

the display device further includes:

a monitor line connected to a gate of the monitor transistor; and

a switch transistor connected between the first temperature detection transistor and the second initialization line, the switch transistor including a gate connected to the monitor line.

2. The display device according to claim 1 ,

wherein a gate potential of the first temperature detection transistor at which the gate potential of the first temperature detection transistor is switched from an inactive potential to an active potential is lower than a gate potential of the switch transistor at which the switch transistor is switched from an off state to an on state.

3. The display device according to claim 1 ,

wherein at least a part of a period in which a gate potential of the first temperature detection transistor is an active potential coincides with at least a part of a period in which the switch transistor is in an on state.

4. The display device according to claim 1 , further comprising:

a monitor circuit connected to the second initialization line, the monitor circuit being configured to perform an output that changes according to a magnitude of a current flowing through the second initialization line.

5. The display device according to claim 4 ,

wherein the monitor circuit performs the output when a write transistor included in the at least one first pixel is in an off state.

6. The display device according to claim 1 , further comprising:

at least one third pixel including a third drive transistor and a third initialization transistor configured to initialize the third drive transistor;

a third initialization line connected to the third drive transistor via the third initialization transistor; and

a second temperature detection transistor connected to the third initialization line, the second temperature detection transistor including a gate connected to the second initialization line.

7. A display device comprising:

at least one first pixel including a first drive transistor and a first initialization transistor configured to initialize the first drive transistor;

at least one second pixel including a second drive transistor and a second initialization transistor configured to initialize the second drive transistor;

a first initialization line connected to the first drive transistor via the first initialization transistor;

a second initialization line connected to the second drive transistor via the second initialization transistor;

a first temperature detection transistor connected to the second initialization line, the first temperature detection transistor including a gate connected to the first initialization line; and

an initialization line driver configured to switch between a first state in which a potential of the first initialization line is a first potential at which a gate potential of the first temperature detection transistor is set to an inactive potential and a second state in which the potential of the first initialization line is a second potential at which the gate potential of the first temperature detection transistor is set to an active potential.

8. The display device according to claim 7 ,

wherein the initialization line driver is connected to the first initialization transistor and the gate of the first temperature detection transistor.

9. The display device according to claim 7 ,

wherein the first potential is a potential configured to initialize the first drive transistor.

10. The display device according to claim 7 ,

wherein the initialization line driver does not perform an output that changes according to a magnitude of a current flowing through the first initialization line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2024
From: YAMAMOTO, KEIICHI
To: SHARP DISPLAY TECHNOLOGY CORPORATION
Reel/Frame 066082/0788 →
Continuity (1)
Related Publication 20240331596A1 · Oct 3, 2024
References Cited (21)
US 10175819B2 · Kwon · 2019 [cited by examiner]
US 10902774B2 · Hwang · 2021 [cited by examiner]
US 20050243076A1 · Kim · 2005 [cited by examiner]
US 20050269959A1 · Uchino · 2005 [cited by examiner]
US 20080062096A1 · Yamashita · 2008 [cited by examiner]
US 20110242072A1 · Ota · 2011 [cited by examiner]
US 20120306826A1 · Tsuchi · 2012 [cited by applicant]
US 20140139412A1 · Han · 2014 [cited by examiner]
US 20140306945A1 · Kishi · 2014 [cited by examiner]
US 20150364085A1 · Kanda · 2015 [cited by examiner]
US 20160027355A1 · Tsuchi · 2016 [cited by applicant]
US 20190156716A1 · Kim et al. · 2019 [cited by applicant]
US 20200402458A1 · Gao · 2020 [cited by examiner]
US 20220317818A1 · Furukawa · 2022 [cited by examiner]
US 20230225160A1 · Cho · 2023 [cited by examiner]
US 20240144885A1 · Han · 2024 [cited by examiner]
US 20240274078A1 · Choi · 2024 [cited by examiner]
JP 2009300285A · 2009 [cited by applicant]
JP 2010224262A · 2010 [cited by applicant]
JP 2012252216A · 2012 [cited by applicant]
Nakamura et al., Translation of JP_2009300285, Dec. 24, 2009 (Year: 2009). [cited by examiner]
Cited By (1)
US 12,664,920