IP Library Granted Patent US 12,237,404
Granted Patent B2
US 12,237,404 · App. 18/336,328 · Granted Feb 25, 2025

Methods for increasing germanium concentration of surfaces of a silicon germanium portion of a Fin and resulting semiconductor devices

Inventors: Che-Yu Lin (Hsinchu, TW); Chien-Hung Chen (Hsinchu, TW); Wen-Chu Hsiao (Tainan, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L29/66795H01L21/02164H01L21/02271H01L21/02381H01L21/02532H01L21/3003H01L21/3065H01L21/31053H01L21/31116H01L21/76224H01L29/0847H01L29/165H01L29/401H01L29/66545H01L29/7833H01L29/7851H01L21/26513H01L29/6656H01L29/66636
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,237,404
App. No.
18/336,328
Granted
Feb 25, 2025
Kind
B2
Abstract

In an embodiment, a device includes a substrate, a first semiconductor layer that extends from the substrate, and a second semiconductor layer on the first semiconductor layer. The first semiconductor layer includes silicon and the second semiconductor layer includes silicon germanium, with edge portions of the second semiconductor layer having a first germanium concentration, a center portion of the second semiconductor layer having a second germanium concentration, and the second germanium concentration being less than the first germanium concentration. The device also includes a gate stack on the second semiconductor layer, lightly doped source/drain regions in the second semiconductor layer, and source and drain regions extending into the lightly doped source/drain regions.

Claims (37)

1. A method comprising:

forming a fin that protrudes from a substrate, a top portion of the fin comprising a first semiconductor material, wherein a bottom portion of the fin and the substrate comprise a second semiconductor material different from the first semiconductor material; and

exposing a top surface and sidewalls of the top portion of the fin to a hydrogen plasma, wherein after exposing the top surface and the sidewalls of the top portion of the fin to the hydrogen plasma, a germanium concentration increases in a direction extending from a center portion of the top portion of the fin to edge portions of the top portion of the fin.

2. The method of claim 1 , wherein after forming the fin, a width of the top portion of the fin and a width of the bottom portion of the fin are equal, and after exposing the top surface and the sidewalls of the top portion of the fin to the hydrogen plasma, a first width of the top portion of the fin and a second width of the bottom portion of the fin are different.

3. The method of claim 2 , wherein the first width is smaller than the second width.

4. The method of claim 1 , wherein the first semiconductor material comprises silicon germanium, and the second semiconductor material comprises silicon.

5. The method of claim 1 , wherein exposing the top surface and the sidewalls of the top portion of the fin to the hydrogen plasma comprises:

generating a plasma from hydrogen (H 2 ) and argon (Ar) gases in an etch chamber; and

exposing the top surface and the sidewalls of the top portion of the fin to the plasma to form silane (SiH 4 ) and germane (GeH 4 ) gases.

6. The method of claim 1 , further comprising:

before exposing the top surface and the sidewalls of the top portion of the fin to the hydrogen plasma, forming an isolation region around the fin.

7. The method of claim 1 , further comprising:

after exposing the top surface and the sidewalls of the top portion of the fin to the hydrogen plasma, forming an isolation region around the fin.

8. A method comprising:

forming a first semiconductor layer over a substrate, the first semiconductor layer comprising a first material that is different from a second material of the substrate;

etching trenches into the first semiconductor layer and the substrate to form a fin, wherein the fin includes a top portion that comprises the first material, and a bottom portion that comprises the second material, wherein edges of the top portion of the fin have a first germanium concentration; and

performing a hydrogen radical treatment process on the edges of the top portion of the fin, wherein after performing the hydrogen radical treatment process, a second germanium concentration of the edges of the top portion of the fin is greater than the first germanium concentration, wherein a difference between the second germanium concentration and the first germanium concentration is in a range from 4 percent to 6 percent.

9. The method of claim 8 , wherein the hydrogen radical treatment process is performed at a pressure that is in a range from 0.1 Torr to 6 Torr.

10. The method of claim 8 , wherein the hydrogen radical treatment process is performed at a temperature that is in a range from 100° C. to about 600° C.

11. The method of claim 8 , wherein the first semiconductor layer comprises silicon germanium, and performing the hydrogen radical treatment process further comprises simultaneously removing silicon and germanium from the edges of the top portion of the fin.

12. The method of claim 11 , wherein after performing the hydrogen radical treatment process, a first width of the top portion of the fin is smaller than a second width of the bottom portion of the fin.

13. The method of claim 11 , wherein performing the hydrogen radical treatment process further comprises removing the silicon from the edges of the top portion of the fin at a first rate, and removing the germanium from the edges of the top portion of the fin at a second rate, wherein the first rate and the second rate are different.

14. The method of claim 13 , wherein the first rate is greater than the second rate.

15. A method comprising:

growing a first semiconductor layer over a substrate;

forming a semiconductor strip by etching trenches that extend through the first semiconductor layer and partially through the substrate;

forming a dummy gate stack on a top surface and sidewalls of the semiconductor strip;

forming gate spacers on sidewalls of the dummy gate stack;

depositing an inter-layer dielectric to surround the gate spacers and the dummy gate stack;

removing the dummy gate stack to form a recess that exposes the top surface and the sidewalls of the semiconductor strip; and

performing a hydrogen radical treatment process on the exposed top surface and the sidewalls of the semiconductor strip in the recess.

16. The method of claim 15 , wherein after performing the hydrogen radical treatment process, a top surface of the semiconductor strip in the recess is below bottom surfaces of the gate spacers.

17. The method of claim 15 , wherein after performing the hydrogen radical treatment process, a first width of the semiconductor strip exposed by the recess is smaller than a second width of the semiconductor strip that is beneath the gate spacers.

18. The method of claim 15 , wherein the first semiconductor layer comprises silicon germanium, and the substrate comprises silicon.

19. The method of claim 18 , wherein performing the hydrogen radical treatment process comprises:

exposing the top surface and the sidewalls of the semiconductor strip in the recess to a hydrogen radical, the hydrogen radical reacting with silicon of the semiconductor strip to form silane at a first rate, the hydrogen radical reacting with germanium of the semiconductor strip to form germane at a second rate, wherein the second rate is lower than the first rate.

20. The method of claim 8 , wherein the hydrogen radical treatment process is performed for a time span of less than 100 seconds.

Continuity (4)
Continuation 17322526 · May 17, 2021
Continuation 16371436 · Apr 1, 2019
Provisional Application 62692018 · Jun 29, 2018
Related Publication 20230343858A1 · Oct 26, 2023
References Cited (48)
US 9093530B2 · Huang et al. · 2015 [cited by applicant]
US 9166044B2 · Lu et al. · 2015 [cited by applicant]
US 9171929B2 · Lee et al. · 2015 [cited by applicant]
US 9214555B2 · Oxland et al. · 2015 [cited by applicant]
US 9236267B2 · De et al. · 2016 [cited by applicant]
US 9520482B1 · Chang et al. · 2016 [cited by applicant]
US 9548303B2 · Lee et al. · 2017 [cited by applicant]
US 9564489B2 · Yeo et al. · 2017 [cited by applicant]
US 9570580B1 · Chiang et al. · 2017 [cited by applicant]
US 9576814B2 · Wu et al. · 2017 [cited by applicant]
US 9601342B2 · Lee et al. · 2017 [cited by applicant]
US 9608116B2 · Ching et al. · 2017 [cited by applicant]
US 9691848B2 · Rachmady et al. · 2017 [cited by applicant]
US 9741822B1 · Jagannathan et al. · 2017 [cited by applicant]
US 9960083B1 · Chen et al. · 2018 [cited by applicant]
US 10332981B1 · Lin et al. · 2019 [cited by applicant]
US 10446667B2 · Lin et al. · 2019 [cited by applicant]
US 10522359B2 · Huang et al. · 2019 [cited by applicant]
US 11011623B2 · Lin · 2021 [cited by examiner]
US 20070187767A1 · Yasutake · 2007 [cited by applicant]
US 20100081262A1 · Lim et al. · 2010 [cited by applicant]
US 20130316504A1 · Cheng et al. · 2013 [cited by applicant]
US 20140170839A1 · Brunco · 2014 [cited by applicant]
US 20150091086A1 · Lu et al. · 2015 [cited by applicant]
US 20150102385A1 · Fung · 2015 [cited by applicant]
US 20150147861A1 · Park et al. · 2015 [cited by applicant]
US 20150263003A1 · Lee et al. · 2015 [cited by applicant]
US 20150287822A1 · Masuoka et al. · 2015 [cited by applicant]
US 20150380528A1 · Lee et al. · 2015 [cited by applicant]
US 20160086943A1 · Lee et al. · 2016 [cited by applicant]
US 20160268312A1 · Wang et al. · 2016 [cited by applicant]
US 20160293705A1 · Lee et al. · 2016 [cited by applicant]
US 20170170321A1 · Cheng et al. · 2017 [cited by applicant]
US 20170358457A1 · Jang et al. · 2017 [cited by applicant]
US 20180026100A1 · Jagannathan et al. · 2018 [cited by applicant]
US 20180122705A1 · Chen et al. · 2018 [cited by applicant]
US 20180151378A1 · Huang et al. · 2018 [cited by applicant]
US 20190035923A1 · Sadana et al. · 2019 [cited by applicant]
US 20190164846A1 · Leib et al. · 2019 [cited by applicant]
US 20190280106A1 · Lin et al. · 2019 [cited by applicant]
US 20200411513A1 · Jambunathan et al. · 2020 [cited by applicant]
CN 104798204A · 2015 [cited by applicant]
TW 201820540A · 2018 [cited by applicant]
Ishii, Yohei, et al. “Anisotropic Selective Etching between SiGe and Si.” Japanese Journal of Applied Physics, vol. 57, No. 6S2, 2018, doi:10.7567/jap.57.06jc04. (Year: 2018). [cited by examiner]
Dyatko, et al., “Actinometric Method for Measuring Hydrogen-Atom Density in a Glow Discharge Plasma,” Plasma Physics Reports, vol. 24, No. 12 (1998), pp. 1041-1050, (Year: 1998). [cited by applicant]
Guo, et al., “FINFET Technology Featuring High Mobility SiGe Channel for 10nm and Beyond,” 2016 IEEE Symposium on VLSI Technology, 2016, doi: 10.1109/visit.2016.7573360, (Year: 2016), 2 pages. [cited by applicant]
Hashemi et al., “High Performance and Reliable Strained SiGe PMOS FinFETs Enabled by Advanced Gate Stack Engineering,” 2017 IEEE International Election Devices Meeting (IEDM), 2017, doi:10.1109/iedm.2017.8268510, (Year … [cited by applicant]
Ishii et al., “Anisotropic selective etching between SiGe and Si,” Japanese Journal of Applied Physics, vol. 57, No. 6S2, 2018, doi:10.7567/jap.57.06jc04, (Year: 2018), 6 pages. [cited by applicant]