IP Library › Granted Patent US 12,248,348
Granted Patent B2
US 12,248,348 · App. 18/357,417 · Granted Mar 11, 2025

System and method for optimizing bill of material cost and power performance of platform system-on-chip for battery management system

Inventors: Narasimhan Vijay Anand (Bengaluru, IN); Indhushree Devaraja (Bengaluru, IN); Krishnakumar Gopinath (Bengaluru, IN); Gangadhar Kamarthi Guruswamy (Bengaluru, IN)
Assignee: TriSpace Technologies (OPC) Pvt. Ltd.
G06F1/26H02J7/0048
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,248,348
App. No.
18/357,417
Granted
Mar 11, 2025
Kind
B2
Abstract

The present invention provides a system and method for optimizing BOM cost of platform SoC for Battery management system. The system ( 100 ) comprises a sensor ( 101 ), coupled with the device to receive input physical parameters Temperature, Voltage and current and a CPU with SIMD extensions without saturation logic in the instruction set and floating-point unit, wherein Battery management module is implemented ( 101 ). Using CPU with SIMD extensions instead of DSPNLIW core in platform SoC helps in lowering the BoM cost and the inventive steps helps in achieving bit-exact results overcoming the limitations of CPU ISA as against DSP ISA. The power consumed in either case (Battery management implementation on CPU, DSP ISA) is the same, thus giving value additions to platform SoC designers and makers.

Claims (16)

1. A system ( 100 ) for optimizing Bill of Material (BoM) cost and power performance of platform System-On-Chip (SoC) for Battery Management System, the system ( 100 ) comprising:

a. Sensor configured to receive ( 101 ) input physical quantities Temperature, Voltage and current from the battery pack and convert to electrical signal;

b. a Central Processing Unit (CPU) core with Single Instruction Multiple Data (SIMD) extensions ( 102 ) which implements the Battery management modules;

c. Battery management modules including physical quantities data monitoring and analysis, Kalman filter ( 102 ), wherein the modules are implemented in the CPU core with SIMD extensions;

d. saturation is turned off in the Battery management module;

e. the SoC is designed to have single CPU with SIMD extensions; where in the Arithmetic Logic Unit (ALU) of CPU is designed without saturation in the critical instructions, wherein the critical instruction include but not limited to Multiply and Accumulate (MAC) and shift instructions; and

f. ALU of CPU is designed without floating point unit.

2. The system as claimed in claim 1 , wherein the BoM cost of platform SoC is reduced compared to platform SoC having Digital Signal Processor/Very Large Instruction Word (DSP/VLIW) core to implement Battery Management modules.

3. A method for optimizing BoM cost and power performance of platform SoC in mobile devices, the method comprising the steps of:

a. Receiving, by a sensor, input physical quantities Temperature, voltage, and current;

b. Converting, by the sensor, the input physical quantities into an electrical signal, wherein the sensor is coupled with the Battery management device ( 100 );

c. Processing the electrical signals by the battery management module, generates battery management monitoring and control; solution ( 101 ), wherein the Battery management module ( 101 ) is implemented in another CPU core with SIMD extensions;

d. saturation is turned off in the battery management module;

e. the SoC is designed to have single CPU with SIMD extensions; where in the ALU of CPU is designed without saturation in the critical instructions, wherein the critical instruction include but not limited to MAC and shift instruction; and

f. ALU of CPU is designed without floating point unit.

4. The method as claimed in claim 3 , wherein the BoM cost of platform SoC is reduced compared to platform SoC having Digital Signal Processor very Large Instruction Word (DSPNLIW) core to implement Battery Management modules.

Assignments (2)
CHANGE OF NAME Recorded Apr 28, 2026
From: TRISPACE TECHNOLOGIES (OPC) PRIVATE LIMITED
To: TRISPACE TECHNOLOGIES PRIVATE LIMITED
Reel/Frame 075481/0262 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2023
From: ANAND, NARASIMHAN VIJAY; DEVARAJA, INDHUSHREE; GOPINATH, KRISHNAKUMAR; GURUSWAMY, GANGADHAR KAMARTHI
To: TRISPACE TECHNOLOGIES (OPC) PVT. LTD.
Reel/Frame 064358/0103 →
Priority Claims (1)
IN 202341043200 · Jun 28, 2023 · national
Continuity (1)
Related Publication 20250004517A1 · Jan 2, 2025
References Cited (13)
US 5615400A · Cowsar · 1997 [cited by examiner]
US 10390309B1 · Anand · 2019 [cited by applicant]
US 11330526B2 · Anand · 2022 [cited by applicant]
US 20060100833A1 · Plett · 2006 [cited by examiner]
US 20100156355A1 · Bauerle · 2010 [cited by examiner]
US 20100235144A1 · Mosberger-Tang · 2010 [cited by examiner]
US 20160066280A1 · Heo et al. · 2016 [cited by applicant]
US 20210199724A1 · Kim · 2021 [cited by applicant]
US 20220342002A1 · Bharathraj · 2022 [cited by examiner]
US 20230106428A1 · Ben Yaakov · 2023 [cited by examiner]
US 20230138447A1 · Ko et al. · 2023 [cited by applicant]
IN 422733B · 2023 [cited by applicant]
Examination Report from corresponding application IN202341043200 issued on Oct. 25, 2023, 7 pages. [cited by applicant]