IP Library › Granted Patent US 12,249,285
Granted Patent B2
US 12,249,285 · App. 18/364,643 · Granted Mar 11, 2025

Drive circuit, display device, and drive method

Inventor: Kouichi Hashikaki (Kanagawa, JP)
Assignee: Sony Semiconductor Solutions Corporation
G09G3/3258G09G3/2014G09G3/3283G09G3/3291G09G2300/0842G09G2310/0248G09G2310/0294G09G2310/061G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,249,285
App. No.
18/364,643
Granted
Mar 11, 2025
Kind
B2
Abstract

Drive circuits and display devices with reduced power consumption are disclosed. In one example, a drive circuit includes a setting circuit configured to precharge, to a first voltage, a video signal line connected to a first transistor configured to sample a voltage of the video signal line, and an adjustment circuit configured to adjust a voltage of the video signal line by charging or discharging the video signal line precharged to the first voltage during a time period corresponding to a second voltage set in the video signal line.

Claims (30)

1. A drive circuit comprising:

a setting circuit that includes a first switch configured to connect, to a first voltage line, a video signal line connected to at least one pixel circuit that includes a light emitting element, and is configured to precharge the video signal line to a first voltage supplied from the first voltage line;

an adjustment circuit that includes a current source and a second switch configured to electrically connect the video signal line to the current source during a period according to a video signal, and is configured to adjust a voltage of the video signal line by charging or discharging the video signal line precharged to the first voltage with a current generated by the current source; and

a detection circuit that includes a first terminal connected to a second voltage line and a second terminal connected to the video signal line, and is configured to detect a difference between a second voltage supplied from the second voltage line and a voltage of the video signal line, wherein

the current source is configured to generate the current in accordance with the difference.

2. The drive circuit according to claim 1 , further comprising: a controller configured to supply a control voltage in accordance with the difference to a control terminal of the current source.

3. The drive circuit according to claim 2 , wherein

the controller is configured to store the control voltage and supply the voltage to the control terminal of the current source.

4. The drive circuit according to claim 1 , wherein

the detection circuit includes an amplifier configured to generate a control current in accordance with the difference, and the controller includes a capacitor configured to store a control voltage according to the control current.

5. The drive circuit according to claim 4 , further comprising:

a third switch that connects the first terminal and the second terminal, wherein

the adjustment circuit is configured to turn on the third switch for a time period before an operation of the amplifier.

6. The drive circuit according to claim 1 , wherein

the detection circuit includes a comparator configured to detect timing at which a voltage of the video signal line is the second voltage, and a phase comparator configured to detect a difference between the timing and timing according to the second voltage, and further comprising

a charge pump configured to generate a control current according to the difference, and

a controller that includes a capacitor configured to store a control voltage according to the control current and is configured to supply the control voltage to a control terminal of the current source.

7. The drive circuit according to claim 1 , wherein

the detection circuit includes a conversion circuit configured to convert the difference between the second voltage and a voltage of the video signal line into a digital signal and a digital to analog converter configured to supply a voltage according to the digital signal to a control terminal of the current source.

8. The drive circuit according to claim 1 , wherein

the first voltage includes a voltage corresponding to a maximum gradation or a minimum gradation.

9. The drive circuit according to claim 1 , wherein

the second voltage includes a voltage corresponding to a gradation that the pixel circuit is caused to display.

10. The drive circuit according to claim 1 , wherein

the second voltage includes an offset voltage for correcting a threshold voltage of a drive transistor for driving a light emitting element in the pixel circuit.

11. The drive circuit according to claim 10 , further comprising:

a scanning circuit configured to turn on a sampling transistor included in the pixel circuit and supply a voltage of the video signal line set to the offset voltage to a node in the pixel circuit, wherein

the setting circuit is configured to precharge the video signal line to the first voltage after the offset voltage is supplied to the pixel circuit,

the adjustment circuit is configured to adjust the voltage of the video signal line to a voltage corresponding to a gradation by charging or discharging the video signal line precharged to the first voltage during a time period according to the voltage corresponding to the gradation, and

the scanning circuit is configured to turn on the sampling transistor to supply the voltage of the video signal line to the node in the pixel circuit.

Priority Claims (1)
JP 2020-058960 · Mar 27, 2020 · national
Continuity (2)
Continuation 17907811
Related Publication 20230377521A1 · Nov 23, 2023
References Cited (20)
US 10319305B2 · Kishi · 2019 [cited by examiner]
US 11763750B2 · Hashikaki · 2023 [cited by examiner]
US 20050104816A1 · Kimura · 2005 [cited by examiner]
US 20050259054A1 · Wu · 2005 [cited by examiner]
US 20060238943A1 · Awakura · 2006 [cited by examiner]
US 20060279260A1 · Tsuge · 2006 [cited by examiner]
US 20070164935A1 · Lee · 2007 [cited by examiner]
US 20170047013A1 · Sun · 2017 [cited by examiner]
US 20180211605A1 · Kim · 2018 [cited by applicant]
US 20190251900A1 · Min · 2019 [cited by examiner]
US 20190279562A1 · Oulee · 2019 [cited by applicant]
US 20200226979A1 · Koshihara · 2020 [cited by examiner]
US 20210358413A1 · Chen · 2021 [cited by examiner]
JP H10105124A · 1998 [cited by applicant]
JP 2001166741A · 2001 [cited by applicant]
JP 2003241717A · 2003 [cited by applicant]
JP 2006146158A · 2006 [cited by applicant]
JP 2007079545A · 2007 [cited by applicant]
JP 2013076812A · 2013 [cited by applicant]
International Search Report (PCT/ISA/210), International Application No. PCT/JP2021/011198, dated Jun. 1, 2021. [cited by applicant]