IP Library › Granted Patent US 12,254,830
Granted Patent B2
US 12,254,830 · App. 18/521,418 · Granted Mar 18, 2025

Pixel and display device

Inventors: Junhyun Park (Suwon-si, KR); Jangmi Kang (Seoul, KR); Minjae Jeong (Hwaseong-si, KR); Meehye Jung (Suwon-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
G09G3/3233G09G2300/0819G09G2300/0842G09G2300/0852G09G2300/0861G09G2310/08G09G2320/0233G09G2320/0238G09G2340/0435
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,254,830
App. No.
18/521,418
Granted
Mar 18, 2025
Kind
B2
Abstract

A pixel includes: a light emitting diode; a first transistor; a first capacitor connected between a first node and a gate electrode of the first transistor; a second transistor including a first electrode electrically connected to the gate electrode of the first transistor, a second electrode and a gate electrode which receives a first scan signal; and a third transistor including a first electrode electrically connected to the second electrode of the second transistor, a second electrode electrically connected to a third voltage line, and a gate electrode which receives a second scan signal. During an initialization period, an initialization voltage provided from the third voltage line is provided to the gate electrode of the first transistor through the third and second transistors, and, when the initialization period is terminated, at least one of the second transistor and the third transistor is turned off.

Claims (41)

1. A pixel comprising:

a first transistor comprising a first electrode electrically connected to a first voltage line which receives a first voltage, a second electrode, and a gate electrode;

a first capacitor connected between a first node and the gate electrode of the first transistor;

a light emitting diode comprising a first electrode electrically connected to the second electrode of the first transistor, and a second electrode connected to a second voltage line which receives a second voltage;

a second transistor comprising a first electrode electrically connected to the gate electrode of the first transistor, a second electrode connected to a third voltage line, and a gate electrode which receives a first scan signal; and

a third transistor comprising a first electrode electrically connected to the first electrode of the first transistor, a second electrode connected to the first node, and a gate electrode which receives a second scan signal,

wherein an initialization voltage provided from the third voltage line is provided to the gate electrode of the first transistor through the second transistor during each of an initialization period and a compensation period,

wherein the third transistor is in a turn-on state in each of the initialization period and the compensation period,

wherein one frame comprises a driving period and a bias period,

wherein the driving period comprises the initialization period and the compensation period, and the second transistor is in a turn-off state during the bias period.

2. The pixel according to claim 1 , further comprising:

a fourth transistor comprising a first electrode connected to a data line, a second electrode connected to the first electrode of the first transistor, and a gate electrode which receives a third scan signal; and

a fifth transistor comprising a first electrode connected to the first voltage line, a second electrode connected to the first electrode of the first transistor, and a gate electrode which receives a first light emission control signal;

a sixth transistor comprising a first electrode connected to the second electrode of the first transistor, a second electrode connected to the first electrode of the light emitting diode, and a gate electrode which receives a second light emission control signal; and

a seventh transistor comprising a first electrode connected to the first electrode of the light emitting diode, a second electrode connected to a fourth voltage line, and a gate electrode which receives a fourth scan signal.

3. The pixel according to claim 2 , wherein, during the initialization period, the fifth transistor is turned on and a first driving voltage of the first voltage line is transferred to the first node through the fifth transistor and the third transistor.

4. The pixel according to claim 2 , wherein the sixth and seventh transistors are turned on during the compensation period, and

wherein a voltage difference between opposite ends of the first capacitor corresponds to a threshold voltage of the first transistor.

5. The pixel according to claim 1 , wherein the first transistor is a P-type transistor, and each of the second transistor and the third transistor is an N-type transistor.

6. A pixel comprising:

a first transistor comprising a first electrode electrically connected to a first voltage line which receives a first voltage, a second electrode, and a gate electrode;

a first capacitor connected between a first node and the gate electrode of the first transistor;

a light emitting diode comprising a first electrode electrically connected to the second electrode of the first transistor, and a second electrode connected to a second voltage line which receives a second voltage;

a second transistor comprising a first electrode electrically connected to the gate electrode of the first transistor, a second electrode connected to a third voltage line, and a gate electrode which receives a first scan signal;

a third transistor comprising a first electrode electrically connected to the first electrode of the first transistor, a second electrode connected to the first node, and a gate electrode which receives a second scan signal; and

a fifth transistor comprising a first electrode connected to the first voltage line, a second electrode connected to the first electrode of the first transistor, and a gate electrode which receives a first light emission control signal;

wherein an initialization voltage provided from the third voltage line is provided to the gate electrode of the first transistor through the second transistor during each of an initialization period and a compensation period,

wherein the third transistor is in a turn-on state in each of the initialization period and the compensation period,

wherein, during the initialization period, the fifth transistor is turned on and a first driving voltage of the first voltage line is transferred to the first node through the fifth transistor and the third transistor.

7. A pixel comprising:

a first transistor comprising a first electrode electrically connected to a first voltage line which receives a first voltage, a second electrode, and a gate electrode;

a first capacitor connected between a first node and the gate electrode of the first transistor;

a light emitting diode comprising a first electrode electrically connected to the second electrode of the first transistor, and a second electrode connected to a second voltage line which receives a second voltage;

a second transistor comprising a first electrode electrically connected to the gate electrode of the first transistor, a second electrode connected to a third voltage line, and a gate electrode which receives a first scan signal;

a third transistor comprising a first electrode electrically connected to the first electrode of the first transistor, a second electrode connected to the first node, and a gate electrode which receives a second scan signal,

a sixth transistor comprising a first electrode connected to the second electrode of the first transistor, a second electrode connected to the first electrode of the light emitting diode, and a gate electrode which receives a second light emission control signal; and

a seventh transistor comprising a first electrode connected to the first electrode of the light emitting diode, a second electrode connected to a fourth voltage line, and a gate electrode which receives a fourth scan signal,

wherein an initialization voltage provided from the third voltage line is provided to the gate electrode of the first transistor through the second transistor during each of an initialization period and a compensation period,

wherein the third transistor is in a turn-on state in each of the initialization period and the compensation period,

wherein the sixth and seventh transistors are turned on during the compensation period, and

wherein a voltage difference between opposite ends of the first capacitor corresponds to a threshold voltage of the first transistor.

Priority Claims (1)
KR 10-2021-0091251 · Jul 12, 2021 · national
Continuity (2)
Division 17709906 · Mar 31, 2022
Related Publication 20240096282A1 · Mar 21, 2024
References Cited (33)
US 9401112B2 · Ohara et al. · 2016 [cited by applicant]
US 9818344B2 · Lin · 2017 [cited by examiner]
US 9823729B2 · An et al. · 2017 [cited by applicant]
US 10490136B2 · Zhu et al. · 2019 [cited by applicant]
US 11056048B2 · Nam · 2021 [cited by applicant]
US 11232756B2 · Jang et al. · 2022 [cited by applicant]
US 20060156121A1 · Chung · 2006 [cited by examiner]
US 20070195022A1 · Maede et al. · 2007 [cited by applicant]
US 20140098083A1 · Lee et al. · 2014 [cited by applicant]
US 20150379930A1 · Lee et al. · 2015 [cited by applicant]
US 20160125809A1 · Hwang · 2016 [cited by applicant]
US 20160133191A1 · Kang et al. · 2016 [cited by applicant]
US 20160321990A1 · Kim et al. · 2016 [cited by applicant]
US 20160351122A1 · Jung · 2016 [cited by examiner]
US 20180075808A1 · Yamashita et al. · 2018 [cited by applicant]
US 20180268757A1 · Chen et al. · 2018 [cited by applicant]
US 20180374425A1 · Jeong et al. · 2018 [cited by applicant]
US 20190096337A1 · Zhu · 2019 [cited by examiner]
US 20190287452A1 · Wang · 2019 [cited by applicant]
US 20190295469A1 · Umezawa et al. · 2019 [cited by applicant]
US 20200226978A1 · Lin et al. · 2020 [cited by applicant]
US 20200243023A1 · Fan et al. · 2020 [cited by applicant]
US 20210049959A1 · Park et al. · 2021 [cited by applicant]
US 20210201759A1 · Cho · 2021 [cited by examiner]
US 20210201782A1 · Jang et al. · 2021 [cited by applicant]
US 20220101785A1 · Chung et al. · 2022 [cited by applicant]
US 20230028312A1 · Wang et al. · 2023 [cited by applicant]
CN 112599097A · 2021 [cited by applicant]
KR 1020160052942A · 2016 [cited by applicant]
KR 102179312B1 · 2020 [cited by applicant]
KR 1020200133886A · 2020 [cited by applicant]
KR 1020210083827A · 2021 [cited by applicant]
Extended European Search Report for Application No. 22183566.3-1207 dated Nov. 8, 2022. [cited by applicant]