IP Library › Granted Patent US 12,260,161
Granted Patent B2
US 12,260,161 · App. 17/693,396 · Granted Mar 25, 2025

Method for establishing variation model related to circuit characteristics for performing circuit simulation, and associated circuit simulation system

Inventors: Wei-Ming Huang (HsinChu, TW); Szu-Ying Huang (HsinChu, TW); Mei-Li Yu (HsinChu, TW); Yu-Lan Lo (HsinChu, TW)
Assignee: Realtek Semiconductor Corp.
G06F30/3308G06N7/08G06F30/3323G06F30/367G06F30/398G06F2119/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,260,161
App. No.
17/693,396
Granted
Mar 25, 2025
Kind
B2
Abstract

A method for establishing a variation model related to circuit characteristics for performing circuit simulation includes: performing first, second, third, and fourth Monte Carlo simulation operations according to a first netlist file and predetermined process model data to generate a first, a second, a third, and a fourth performance simulation results, respectively, where the first netlist file is arranged to indicate a basic circuit in a circuit system; and execute a performance simulation results expansion procedure according to the first, the second, the third, and the fourth performance simulation results to generate a plurality of performance simulation results to establish the variation model, for performing the circuit simulation to generate at least one circuit simulation result according to one or more performance simulation results among the plurality of performance simulation results, where the number of the plurality of performance simulation results is greater than four.

Claims (26)

1. A method for establishing a variation model related to circuit characteristics for performing circuit simulation, the method comprising:

performing a plurality of first Monte Carlo simulation operations in parallel according to a first netlist file and predetermined process model data to generate a first performance simulation result, wherein the first netlist file is arranged to indicate a basic circuit in a circuit system;

performing a plurality of second Monte Carlo simulation operations in parallel according to the first netlist file and the predetermined process model data to generate a second performance simulation result;

performing a plurality of third Monte Carlo simulation operations in parallel according to the first netlist file and the predetermined process model data to generate a third performance simulation result;

performing a plurality of fourth Monte Carlo simulation operations in parallel according to the first netlist file and the predetermined process model data to generate a fourth performance simulation result; and

executing a performance simulation results expansion procedure according to the first performance simulation result, the second performance simulation result, the third performance simulation result and the fourth performance simulation result to generate a plurality of performance simulation results to establish the variation model, for performing the circuit simulation to generate at least one circuit simulation result of the circuit system according to one or more performance simulation results among the plurality of performance simulation results, wherein the number of the plurality of performance simulation results in the variation model is greater than four.

2. The method of claim 1 , wherein the basic circuit represents any basic circuit of a plurality of basic circuits in the circuit system, and the plurality of performance simulation results represent a set of performance simulation results corresponding to the any basic circuit among a plurality of sets of performance simulation results respectively corresponding to the plurality of basic circuits.

3. The method of claim 2 , wherein the number of performance simulation results in each set of performance simulation results among the plurality of sets of performance simulation results in the variation model is greater than four.

4. The method of claim 2 , wherein regarding the any basic circuit of the plurality of basic circuits, the plurality of first Monte Carlo simulation operations, the plurality of second Monte Carlo simulation operations, the plurality of third Monte Carlo simulation operations and the plurality of fourth Monte Carlo simulation operations are performed to respectively generate the first performance simulation result, the second performance simulation result, the third performance simulation result and the fourth performance simulation result corresponding to the any basic circuit.

5. The method of claim 4 , wherein regarding the any basic circuit of the plurality of basic circuits, the performance simulation results expansion procedure is executed according to the first performance simulation result, the second performance simulation result, the third performance simulation result and the fourth performance simulation result corresponding to the any basic circuit, to generate the set of performance simulation results corresponding to the any basic circuit to establish the variation model.

6. The method of claim 2 , wherein regarding the plurality of basic circuits in the circuit system, the circuit simulation comprises:

generating the at least one circuit simulation result of the circuit system according to respective subsets of the plurality of sets of performance simulation results, wherein each subset of the respective subsets of the plurality of sets of performance simulation results comprises one or more performance simulation results.

7. The method of claim 6 , wherein regarding the plurality of basic circuits in the circuit system, the circuit simulation further comprises:

selecting the respective subsets of the plurality of sets of performance simulation results from the plurality of sets of performance simulation results according to a plurality of component parameters, for generating the at least one circuit simulation result of the circuit system.

8. The method of claim 7 , wherein regarding the plurality of basic circuits in the circuit system, the circuit simulation further comprises:

updating the plurality of component parameters, and selecting respective new subsets of the plurality of sets of performance simulation results from the plurality of sets of performance simulation results according to the plurality of component parameters that have been updated, for generating at least one new circuit simulation result of the circuit system.

9. The method of claim 1 , wherein a first circuit characteristic index and a second circuit characteristic index of the basic circuit are configurable as one of a plurality of first predetermined candidate values of the first circuit characteristic index and one of a plurality of second predetermined candidate values of the second circuit characteristic index, respectively; and the plurality of first Monte Carlo simulation operations, the plurality of second Monte Carlo simulation operations, the plurality of third Monte Carlo simulation operations and the plurality of fourth Monte Carlo simulation operations are performed under situations where the first circuit characteristic index and the second circuit characteristic index being set as a first combination, a second combination, a third combination and a fourth combination of the plurality of first predetermined candidate values and the plurality of second predetermined candidate values, respectively.

10. A circuit simulation system, comprising:

at least one memory circuit, configured to store a plurality of program codes; and

at least one processor circuit, configured to execute the plurality of program codes in the at least one memory circuit to establish a variation model related to circuit characteristics for performing circuit simulation;

wherein:

the at least one processor circuit performs a plurality of first Monte Carlo simulation operations in parallel according to a first netlist file and predetermined process model data to generate a first performance simulation result, wherein the first netlist file is arranged to indicate a basic circuit in a circuit system;

the at least one processor circuit performs a plurality of second Monte Carlo simulation operations in parallel according to the first netlist file and the predetermined process model data to generate a second performance simulation result;

the at least one processor circuit performs a plurality of third Monte Carlo simulation operations in parallel according to the first netlist file and the predetermined process model data to generate a third performance simulation result;

the at least one processor circuit performs a plurality of fourth Monte Carlo simulation operations in parallel according to the first netlist file and the predetermined process model data to generate a fourth performance simulation result; and

the at least one processor circuit executes a performance simulation results expansion procedure according to the first performance simulation result, the second performance simulation result, the third performance simulation result and the fourth performance simulation result to generate a plurality of performance simulation results to establish the variation model, for performing the circuit simulation to generate at least one circuit simulation result of the circuit system according to one or more performance simulation results among the plurality of performance simulation results, wherein the number of the plurality of performance simulation results in the variation model is greater than four.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 13, 2022
From: HUANG, WEI-MING; HUANG, SZU-YING; YU, MEI-LI; LO, YU-LAN
To: REALTEK SEMICONDUCTOR CORP.
Reel/Frame 059249/0413 →
Priority Claims (1)
TW 110141776 · Nov 10, 2021 · national
Continuity (1)
Related Publication 20230142132A1 · May 11, 2023
References Cited (22)
US 8601416B2 · Kuo · 2013 [cited by examiner]
US 9606965B2 · Yoshimura · 2017 [cited by examiner]
US 9904743B2 · Liu · 2018 [cited by examiner]
US 10204188B2 · Wang · 2019 [cited by examiner]
US 10528644B1 · Zhang · 2020 [cited by examiner]
US 10776548B1 · Liu · 2020 [cited by examiner]
US 20020143507A1 · Lu · 2002 [cited by examiner]
US 20090031268A1 · Miranda · 2009 [cited by applicant]
US 20130246986A1 · Kuo · 2013 [cited by examiner]
US 20160267205A1 · Wang · 2016 [cited by examiner]
US 20170235862A1 · Fukuda · 2017 [cited by examiner]
US 20220262524A1 · Suchoski · 2022 [cited by examiner]
EP 2006784A1 · 2008 [cited by examiner]
JP 2008112406A · 2008 [cited by examiner]
JP 2008134826A · 2008 [cited by examiner]
JP 2009146072A · 2009 [cited by examiner]
JP 5007664B2 · 2012 [cited by examiner]
JP 2014119794A · 2014 [cited by examiner]
TW 202018544A · 2020 [cited by applicant]
TW 1697797B · 2020 [cited by examiner]
Cadence, “The Use of the Monte Carlo Method in Sensitivity Analysis and Its Advantages”, https://resources.pcb.cadence.com/blog/2020-the-use-of-the-monte-carlo-method-in-sensitivity-analysis-and-its-advantages, Nov. 20,… [cited by examiner]
Chen et al., Taiwan Patent Document No. TW-774381-B1, published Aug. 11, 2022, 2 pages including abstract. (Year: 2022). [cited by examiner]
Cited By (1)
US 12,737,523