IP Library › Granted Patent US 12,262,559
Granted Patent B2
US 12,262,559 · App. 17/715,331 · Granted Mar 25, 2025

Monolithic complementary field-effect transistors having carbon-doped release layers

Inventors: Andrew Anthony Cockburn (Brabant-Wallon, BE); Vanessa Pena (Leuven, BE); Daniel Philippe Cellier (Wallonia, BE); John Tolle (Gilbert, AZ); Thomas Kirschenheiter (Tempe, AZ); Wei Hong (Dublin, CA); Ellie Y. Yieh (San Jose, CA); Mehul Naik (San Jose, CA); Seshadri Ramaswami (Santa Clara, CA)
Assignee: Applied Materials, Inc.
H10D84/856H01L21/02532H01L21/02579H01L21/0259H01L21/30604H10D30/031H10D30/6735H10D30/6757H10D62/118H10D84/0167H10D84/038
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,262,559
App. No.
17/715,331
Granted
Mar 25, 2025
Kind
B2
Abstract

Embodiments of the disclosure advantageously provide semiconductor devices CFET in particular and methods of manufacturing such devices having a fully strained superlattice structure with channel layers that are substantially free of defects and release layers having a reduced selective removal rate. The CFET described herein comprise a vertically stacked superlattice structure on a substrate, the vertically stacked superlattice structure comprising: a first hGAA structure on the substrate; a sacrificial layer on a top surface of the first hGAA structure, the sacrificial layer comprising silicon germanium (SiGe) having a germanium content in a range of from greater than 0% to 50% on an atomic basis; and a second hGAA structure on a top surface of the sacrificial layer. Each of the first hGAA and the second hGAA comprise alternating layers of nanosheet channel layer that comprise silicon (Si) and nanosheet release layer that comprise doped silicon germanium (SiGe).

Claims (18)

1. A method of forming a semiconductor device, the method comprising:

forming a vertically stacked superlattice structure on a substrate by

forming a first horizontal gate-all-around (hGAA) structure on a substrate;

forming a sacrificial layer on a top surface of the first hGAA structure, the sacrificial layer comprising silicon germanium (SiGe) having a germanium content in a range of from greater than 0% to 50% on an atomic basis; and

forming a second horizontal gate-all-around (hGAA) structure on a top surface of the sacrificial layer,

wherein each of the first hGAA structure and the second hGAA structure comprise alternating layers of nanosheet channel layer and nanosheet release layer, each nanosheet channel layer independently comprising silicon (Si) and each nanosheet release layer independently comprising silicon germanium (SiGe) doped with a dopant, and wherein each nanosheet release layer has an etch rate that is reduced compared to the sacrificial layer.

2. The method of claim 1 , wherein the sacrificial layer comprises silicon germanium (SiGe) having a germanium content in a range of from 20% to 50% on an atomic basis.

3. The method of claim 2 , wherein each nanosheet release layer comprises silicon germanium (SiGe) having a germanium content in a range of from 10% to 30% on an atomic basis.

4. The method of claim 3 , wherein the sacrificial layer comprises silicon germanium (SiGe) having a germanium content in a range of from greater than 30% to 50% on an atomic basis and wherein each nanosheet release layer comprises silicon germanium (SiGe) having a concentration in a range of from greater than 15% to 20% on an atomic basis doped with carbon having a carbon concentration in a range of from greater than 0% to less than or equal to 2% on an atomic basis.

5. The method of claim 1 , wherein the sacrificial layer has a thickness in a range of from 15 nm to 90 nm.

6. The method of claim 1 , wherein each of the first hGAA structure and the second hGAA structure have in a range of from 1 to 5 pairs of alternating layers of nanosheet channel layer and nanosheet release layer.

7. The method of claim 1 , wherein the dopant comprises one or more of carbon (C), and boron (B).

8. The method of claim 7 , wherein the silicon germanium (SiGe) of each nanosheet release layer is doped with carbon (C).

9. The method of claim 8 , wherein doping the silicon germanium (SiGe) of each nanosheet release layer with carbon (C) reduces strain in the vertically stacked superlattice structure and permits a higher growth temperature and an increased growth rate.

10. The method of claim 7 , wherein the dopant has a concentration in a range of from greater than 0% to less than or equal to 2% dopant on an atomic basis.

11. The method of claim 1 , wherein the etch rate is reduced by a factor of at least 2.

12. The method of claim 1 , wherein the vertically stacked superlattice structure is fully strained and each nanosheet channel layer is substantially free of defects.

13. The method of claim 1 , further comprising selectively removing the sacrificial layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2022
From: COCKBURN, ANDREW ANTHONY; PENA, VANESSA; CELLIER, DANIEL PHILIPPE; TOLLE, JOHN; KIRSCHENHEITER, THOMAS; HONG, WEI; YIEH, ELLIE Y.; NAIK, MEHUL; RAMASWAMI, SESHADRI
To: APPLIED MATERIALS, INC.
Reel/Frame 060323/0684 →
Continuity (1)
Related Publication 20230326925A1 · Oct 12, 2023
References Cited (18)
US 10236292B1 · Frougier et al. · 2019 [cited by applicant]
US 10685887B2 · Smith et al. · 2020 [cited by applicant]
US 10756096B2 · Paul et al. · 2020 [cited by applicant]
US 10833180B2 · Song et al. · 2020 [cited by applicant]
US 11133310B2 · Fulford et al. · 2021 [cited by applicant]
US 20070111417A1 · Bryant · 2007 [cited by examiner]
US 20150295084A1 · Obradovic et al. · 2015 [cited by applicant]
US 20160334605A1 · Liu · 2016 [cited by examiner]
US 20160336405A1 · Sun et al. · 2016 [cited by applicant]
US 20190319095A1 · Zhang · 2019 [cited by examiner]
US 20210104523A1 · Fulford et al. · 2021 [cited by applicant]
US 20210210637A1 · Zhang · 2021 [cited by examiner]
US 20210407999A1 · Huang et al. · 2021 [cited by applicant]
KR 20220005402 · 2022 [cited by applicant]
“Complementary FET (CFET)”, Semiconductor Engineering, Retrieved from the internet: Mar. 7, 2022, <URLhttps://semiengineering.com/knowledge_centers/integrated-circuit/transistors/3d/cfet/>, 3 pages. [cited by applicant]
Huang, C. Y., et al., “3-D Self-aligned Stacked NMOS-on-PMOS Nanoribbon Transistors for Continued Moore's Law Scaling”, 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 20.6.1-20.6.4, doi: 10.1109/IEDM… [cited by applicant]
Loubet, N. , et al., “A Novel Dry Selective Etch of SiGe for the Enablement of High Performance Logic Stacked Gate-All-Around NanoSheet Devices”, 2019 IEEE International Electron Devices Meeting (IEDM), 2019, pp. 11.4.1… [cited by applicant]
PCT International Search Report and Written Opinion in PCT/US2023/017245 dated Jul. 31, 2023, 8 pages. [cited by applicant]