IP Library › Granted Patent US 12,272,740
Granted Patent B2
US 12,272,740 · App. 17/551,346 · Granted Apr 8, 2025

Bipolar junction transistors with a nanosheet intrinsic base

Inventors: Haiting Wang (Clifton Park, NY); Hong Yu (Clifton Park, NY); Zhenyu Hu (Clifton Park, NY)
Assignee: GlobalFoundries U.S. Inc.
H01L29/737H01L21/02532H01L21/0259H01L29/0665H01L29/165H01L29/66242
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,272,740
App. No.
17/551,346
Granted
Apr 8, 2025
Kind
B2
Abstract

Structures for a bipolar junction transistor and methods of fabricating a structure for a bipolar junction transistor. The structure includes a collector having a first semiconductor layer, an emitter having a second semiconductor layer, an intrinsic base including nanosheet channel layers positioned with a spaced arrangement in a layer stack, and a base contact laterally positioned between the first and second semiconductor layers. Each nanosheet channel layer extends laterally from the first semiconductor layer to the second semiconductor layer. Sections of the base contact are respectively positioned in spaces between the nanosheet channel layers. The structure further includes first spacers laterally positioned between the sections of the base contact and the first semiconductor layer, and second spacers laterally positioned between the sections of the base contact and the second semiconductor layer.

Claims (34)

1. A structure for a bipolar junction transistor, the structure comprising:

a collector including a first semiconductor layer;

an emitter including a second semiconductor layer;

an intrinsic base including a plurality of nanosheet channel layers positioned with a spaced arrangement in a layer stack, each nanosheet channel layer extending laterally from the first semiconductor layer to the second semiconductor layer;

a base contact laterally positioned between the first semiconductor layer and the second semiconductor layer, the base contact including a plurality of sections that are respectively positioned in spaces between the nanosheet channel layers, and the base contact comprising a metal;

a first plurality of spacers laterally positioned between the sections of the base contact and the first semiconductor layer;

a second plurality of spacers laterally positioned between the sections of the base contact and the second semiconductor layer; and

a plurality of heavily-doped semiconductor layers respectively positioned between the nanosheet channel layers and the sections of the base contact, each heavily-doped semiconductor layer having a p-type dopant concentration that is greater than 1×10 19 cm −3 .

2. The structure of claim 1 wherein each heavily-doped semiconductor layer fully wraps about a central portion of one of the nanosheet channel layers.

3. The structure of claim 2 wherein each nanosheet channel layer includes a first end portion abutted with the first semiconductor layer and a second end portion abutted with the second semiconductor layer, and the central portion is laterally arranged between the first end portion and the second end portion.

4. The structure of claim 2 wherein each heavily-doped semiconductor layer is in direct contact with one of the nanosheet channel layers, and the nanosheet channel layers comprise silicon-germanium, and the heavily-doped semiconductor layers comprise silicon.

5. The structure of claim 2 wherein each heavily-doped semiconductor layer is in direct contact with one of the nanosheet channel layers, the first plurality of spacers are laterally arranged between the heavily-doped semiconductor layers and the first semiconductor layer, and the second plurality of spacers are laterally arranged between the heavily-doped semiconductor layers and the second semiconductor layer.

6. The structure of claim 1 wherein each heavily-doped semiconductor layer is in direct contact with one of the nanosheet channel layers.

7. The structure of claim 1 wherein the nanosheet channel layers comprise silicon-germanium, and the heavily-doped semiconductor layers comprise silicon.

8. The structure of claim 1 wherein the first plurality of spacers are laterally arranged between the heavily-doped semiconductor layers and the first semiconductor layer, and the second plurality of spacers are laterally arranged between the heavily-doped semiconductor layers and the second semiconductor layer.

9. The structure of claim 1 wherein each nanosheet channel layer includes a central portion, a first end portion abutted with the first semiconductor layer, and a second end portion abutted with the second semiconductor layer, the central portion is laterally arranged between the first end portion and the second end portion, and one of the sections of the base contact is positioned in each space adjacent to the central portion of one of the nanosheet channel layers.

10. The structure of claim 1 wherein the metal is tungsten.

11. The structure of claim 10 wherein the nanosheet channel layers comprise silicon-germanium.

12. The structure of claim 1 wherein the first plurality of spacers and the second plurality of spacers comprise a dielectric material that is an electrical insulator.

13. The structure of claim 1 wherein the base contact extends in a vertical direction above the nanosheet channel layers in the layer stack.

14. A method of fabricating a structure for a bipolar junction transistor, the method comprising:

forming a collector including a first semiconductor layer;

forming an emitter including a second semiconductor layer;

forming an intrinsic base including a plurality of nanosheet channel layers positioned with a spaced arrangement in a layer stack, wherein each nanosheet channel layer extends laterally from the first semiconductor layer to the second semiconductor layer;

forming a base contact laterally positioned between the first semiconductor layer and the second semiconductor layer, wherein the base contact includes a plurality of sections that are respectively positioned in spaces between the nanosheet channel layers, and the base contact comprises a metal;

forming a first plurality of spacers laterally positioned between the sections of the base contact and the first semiconductor layer;

forming a second plurality of spacers laterally positioned between the sections of the base contact and the second semiconductor layer; and

forming a plurality of heavily-doped semiconductor layers respectively positioned between the nanosheet channel layers and the sections of the base contact, wherein each heavily-doped semiconductor layer having a p-type dopant concentration that is greater than 1×10 19 cm −3 .

15. The method of claim 14 wherein each heavily-doped semiconductor layer fully wraps about a central portion of one of the nanosheet channel layers, each nanosheet channel layer includes a first end portion abutted with the first semiconductor layer and a second end portion abutted with the second semiconductor layer, and the central portion is laterally arranged between the first end portion and the second end portion.

16. The method of claim 14 wherein the first plurality of spacers are laterally arranged between the heavily-doped semiconductor layers and the first semiconductor layer, and the second plurality of spacers are laterally arranged between the heavily-doped semiconductor layers and the second semiconductor layer.

17. The method of claim 14 wherein each heavily-doped semiconductor layer is in direct contact with one of the nanosheet channel layers, the nanosheet channel layers comprise silicon-germanium, and the heavily-doped semiconductor layers comprise silicon.

18. The method of claim 14 wherein the base contact extends in a vertical direction above the nanosheet channel layers in the layer stack.

19. The method of claim 14 wherein the metal is tungsten.

20. The method of claim 19 wherein the nanosheet channel layers comprise silicon-germanium.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2021
From: WANG, HAITING; YU, HONG; HU, ZHENYU
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 058394/0936 →
Continuity (2)
Provisional Application 63241775 · Sep 8, 2021
Related Publication 20230071998A1 · Mar 9, 2023
References Cited (22)
US 6087683A · King · 2000 [cited by examiner]
US 7897995B2 · Yang et al. · 2011 [cited by applicant]
US 8288758B2 · Ning · 2012 [cited by examiner]
US 8310027B2 · Russ · 2012 [cited by examiner]
US 8420493B2 · Ning · 2013 [cited by examiner]
US 8906755B1 · Hekmatshoartabari · 2014 [cited by examiner]
US 9263583B2 · Cai · 2016 [cited by examiner]
US 9502504B2 · Cai · 2016 [cited by examiner]
US 9666669B1 · Balakrishnan et al. · 2017 [cited by applicant]
US 9786656B1 · Anderson et al. · 2017 [cited by applicant]
US 9887278B2 · Cai · 2018 [cited by examiner]
US 10269790B2 · Cheng et al. · 2019 [cited by applicant]
US 10825921B2 · Balakrishnan · 2020 [cited by examiner]
US 20060060941A1 · Sun et al. · 2006 [cited by applicant]
US 20160087068A1 · Cai · 2016 [cited by examiner]
US 20180261593A1 · Cheng · 2018 [cited by examiner]
US 20180277666A1 · Chu · 2018 [cited by examiner]
US 20200075743A1 · Lee · 2020 [cited by examiner]
US 20220320342A1 · Hsu · 2022 [cited by examiner]
Wang, Haiting et al., “Lateral Bipolar Transistor,” filed on Oct. 25, 2021 as a U.S. Appl. No. 17/509,384. [cited by applicant]
Yu, Hong et al., “Lateral Bipolar Transistor Structure With Base Over Semiconductor Buffer and Related Method,” filed on Nov. 17, 2021 as a U.S. Appl. No. 17/455,290. [cited by applicant]
J. D. Cressler, “SiGe HBT Technology: A New Contender for Si-Based RF and Microwave Circuit Applications,” in IEEE Transactions on Microwave Theory and Techniques, vol. 46, No. 5, pp. 572-589, doi: 10.1109/22.668665 (Ma… [cited by applicant]