IP Library › Granted Patent US 12,273,076
Granted Patent B2
US 12,273,076 · App. 17/488,823 · Granted Apr 8, 2025

Power amplifier with protection loop

Inventors: Baker Scott (San Jose, CA); Stephen James Franck (Felton, CA); George Maxim (Saratoga, CA); Chong Woo (Fremont, CA)
Assignee: Qorvo US, Inc.
H03F1/52H03F3/195H03F3/245H03F2200/426H03F2200/451H03F2200/462H03F2200/471
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,273,076
App. No.
17/488,823
Granted
Apr 8, 2025
Kind
B2
Abstract

A power amplifier includes an over-current protection loop and/or an over-voltage protection loop to assist in preventing operation outside a safe operation zone. In a further exemplary aspect, triggering of the over-current protection loop adjusts a threshold voltage for the over-voltage protection loop. In further exemplary aspects, the over-current protection loop may adjust not only a bias regulator, but also provide an auxiliary control signal that further limits signals reaching the power amplifier. In still further exemplary aspects, the over-voltage protection loop may operate independently of the over-current protection current loop or the over-voltage protection loop contribute to an over-current protection signal.

Claims (40)

1. A power amplifier circuit, comprising:

a power amplifier comprising an output stage configured to provide an amplified output signal;

a current detector circuit coupled to the power amplifier and configured to provide an overcurrent protection signal indicating an overcurrent condition to:

a first bias regulator circuit that uses the overcurrent protection signal to control a bias circuit for the output stage; and

a second supply regulator circuit that uses the overcurrent protection signal to regulate an input signal that drives the output stage.

2. The power amplifier circuit of claim 1 , further comprising the first bias regulator circuit.

3. The power amplifier circuit of claim 2 , further comprising a bias circuit coupled to the first bias regulator circuit, the bias circuit coupled to an input of the power amplifier.

4. The power amplifier circuit of claim 2 , wherein the bias circuit comprises a mirrored pair of transistors.

5. The power amplifier circuit of claim 2 , wherein the bias circuit comprises a transistor with an emitter and the emitter is configured to bias the output stage.

6. The power amplifier circuit of claim 1 , further comprising the second supply regulator circuit.

7. The power amplifier circuit of claim 6 , further comprising a driver power amplifier controlled by the second supply regulator circuit.

8. The power amplifier circuit of claim 1 , wherein the power amplifier comprises at least an input stage coupled to the output stage.

9. The power amplifier circuit of claim 8 , wherein the power amplifier comprises a middle stage positioned between the input stage and the output stage.

10. The power amplifier circuit of claim 1 , further comprising a CMOS driver coupled to the power amplifier.

11. A power amplifier circuit, comprising:

a power amplifier comprising an output stage configured to provide an amplified output signal;

a voltage detection circuit coupled to the output stage; and

a current detector circuit coupled to the power amplifier and configured to provide an overcurrent protection signal to:

a first bias regulator circuit that uses the overcurrent protection signal to control a bias circuit for the output stage; and

a second supply regulator circuit that uses the overcurrent protection signal to regulate an input signal that drives the output stage; and

wherein the voltage detection circuit is configured to provide an overvoltage protection signal to the first bias regulator circuit.

12. The power amplifier circuit of claim 11 , wherein the voltage detection circuit is coupled to the current detector circuit such that the overcurrent protection signal is summed with the overvoltage protection signal.

13. The power amplifier circuit of claim 11 , wherein the voltage detection circuit is configured to generate the overvoltage protection signal when the voltage detection circuit detects a first voltage exceeding a first over voltage threshold.

14. The power amplifier circuit of claim 13 , wherein the voltage detection circuit is configured to generate the overvoltage protection signal when the current detector circuit indicates an overcurrent condition and the voltage detection circuit detects a second voltage exceeding a second over voltage threshold lower than the first over voltage threshold.

15. A power amplifier circuit comprising:

a power amplifier comprising an output stage configured to provide an amplified output signal;

a current detector circuit coupled to the power amplifier and configured to provide an overcurrent protection signal to a bias regulator circuit that uses the overcurrent protection signal to control a bias circuit for the output stage;

a voltage detection circuit coupled to the output stage, the voltage detection circuit configured to:

generate an overvoltage protection signal when the voltage detection circuit detects a first voltage exceeding a first over voltage threshold; and

generate the overvoltage protection signal when the current detector circuit indicates an overcurrent condition and the voltage detection circuit detects a second voltage exceeding a second over voltage threshold lower than the first over voltage threshold.

16. The power amplifier circuit of claim 15 , wherein the voltage detection circuit is coupled to the current detector circuit such that the overcurrent protection signal is summed with the overvoltage protection signal.

17. The power amplifier circuit of claim 15 , wherein the power amplifier comprises a bipolar or heterojunction transistor.

18. The power amplifier circuit of claim 15 , further comprising the bias circuit and wherein the bias circuit comprises a mirrored pair of transistors.

19. The power amplifier circuit of claim 15 , further comprising the bias circuit and wherein the bias circuit comprises a transistor with an emitter and the emitter is configured to bias the output stage.

20. A method of controlling a power amplifier circuit comprising:

providing an amplified output signal at an output stage of a power amplifier;

providing an overcurrent protection signal from a current detector circuit coupled to the power amplifier to a bias regulator circuit;

controlling a bias circuit for the output stage with the bias regulator circuit based on the overcurrent protection signal;

generating an overvoltage protection signal with a voltage detection circuit coupled to the output stage when the voltage detection circuit detects a first voltage exceeding a first over voltage threshold; and

generating the overvoltage protection signal when the current detector circuit indicates an overcurrent condition, and the voltage detection circuit detects a second voltage exceeding a second over voltage threshold lower than the first over voltage threshold.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2022
From: SCOTT, BAKER; FRANCK, STEPHEN JAMES; WOO, CHONG
To: QORVO US, INC.
Reel/Frame 060480/0345 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2021
From: MAXIM, GEORGE
To: QORVO US, INC.
Reel/Frame 057640/0762 →
Continuity (1)
Related Publication 20230094883A1 · Mar 30, 2023
References Cited (52)
US 3641451A · Hollingsworth et al. · 1972 [cited by applicant]
US 4122400A · Medendorp et al. · 1978 [cited by applicant]
US 5847610A · Fujita · 1998 [cited by examiner]
US 6469919B1 · Bennett · 2002 [cited by applicant]
US 7268990B1 · Loeb et al. · 2007 [cited by applicant]
US 8344806B1 · Franck · 2013 [cited by examiner]
US 8586256B2 · Yanase et al. · 2013 [cited by applicant]
US 9960594B1 · Lin et al. · 2018 [cited by applicant]
US 10027287B1 · Ichitsubo et al. · 2018 [cited by applicant]
US 10291191B2 · Teeter et al. · 2019 [cited by applicant]
US 10965225B2 · Hashimoto et al. · 2021 [cited by applicant]
US 11218116B2 · Ng et al. · 2022 [cited by applicant]
US 11728773B2 · Gebeyehu · 2023 [cited by examiner]
US 11799327B2 · Marr, Jr. · 2023 [cited by examiner]
US 20020125945A1 · Taylor · 2002 [cited by applicant]
US 20040239428A1 · Apel · 2004 [cited by applicant]
US 20110292554A1 · Yao et al. · 2011 [cited by applicant]
US 20150015339A1 · Gorbachov et al. · 2015 [cited by applicant]
US 20150070092A1 · Ishimoto et al. · 2015 [cited by applicant]
US 20170126184A1 · Oh et al. · 2017 [cited by applicant]
US 20190036495A1 · Ng et al. · 2019 [cited by applicant]
US 20190068137A1 · Wang · 2019 [cited by applicant]
US 20190363681A1 · Saegusa · 2019 [cited by applicant]
US 20200099457A1 · Lübbers et al. · 2020 [cited by applicant]
US 20200335491A1 · Sasaki et al. · 2020 [cited by applicant]
US 20210211108A1 · Khlat · 2021 [cited by applicant]
US 20210226589A1 · Han · 2021 [cited by applicant]
US 20210281228A1 · Khlat · 2021 [cited by applicant]
US 20210399691A1 · Saminathan et al. · 2021 [cited by applicant]
US 20220200542A1 · Tsutsui et al. · 2022 [cited by applicant]
US 20230096011A1 · Scott et al. · 2023 [cited by applicant]
CN 112803901A · 2021 [cited by applicant]
CN 113746440A · 2021 [cited by applicant]
EP 3651357A1 · 2020 [cited by applicant]
EP 3843264A1 · 2021 [cited by applicant]
FR 3107410A1 · 2021 [cited by applicant]
WO 9419870A1 · 1994 [cited by applicant]
WO 9531035A1 · 1995 [cited by applicant]
WO 2008030534A2 · 2008 [cited by applicant]
WO 2013099077A1 · 2013 [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2023/013683, mailed Jun. 9, 2023, 16 pages. [cited by applicant]
Extended European Search Report for European Patent Application No. 23155394.2, mailed Jul. 6, 2023, 12 pages. [cited by applicant]
Written Opinion for International Patent Application No. PCT/US2022/044114, mailed Oct. 30, 2023, 21 pages. [cited by applicant]
International Preliminary Report on Patentability for International Patent Application No. PCT/US2022/044114, mailed Dec. 22, 2023, 19 pages. [cited by applicant]
Extended European Search Report for European Patent Application No. 23171644.0, mailed Oct. 27, 2023, 14 pages. [cited by applicant]
Van Bezooijen, A. et al., “Over-Temperature Protection by Adaptive Output Power Control,” Proceedings of the 9th European Conference on Wireless Technology, Sep. 2006, Manchester, UK, pp. 350-352. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2022/044114, mailed Jan. 11, 2023, 18 pages. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2022/044040, mailed Jan. 17, 2023, 17 pages. [cited by applicant]
Non-Final Office Action for U.S. Appl. No. 17/488,877, mailed Apr. 25, 2024, 21 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/488,877, mailed Jul. 26, 2024, 8 pages. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2023/025554 mailed Oct. 5, 2023, 15 pages. [cited by applicant]
Ligtao, J. et al., “Implementation of On-chip OVP, OCP and OTP Circuits for DC-DC Converter Design,” 2018 IEEE 10th International Conference on Humanoid, Nanotechnology, Information Technology, Communication and Control… [cited by applicant]