IP Library › Granted Patent US 12,282,725
Granted Patent B2
US 12,282,725 · App. 17/804,070 · Granted Apr 22, 2025

Enhanced alignment for global placement in a circuit

Inventors: Alexey Y Lvov (Congers, NY); Gi-Joon Nam (Chappaqua, NY); Benjamin Neil Trombley (Hopewell Junction, NY); Lakshmi N Reddy (Mount Kisco, NY); Paul G Villarrubia (Austin, TX)
Assignee: International Business Machines Corporation
G06F30/392G06F30/27
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,282,725
App. No.
17/804,070
Filed
May 25, 2022
Granted
Apr 22, 2025
Kind
B2
Art Unit
2851
USPC
716/123
Abstract

Embodiments are provided for enhanced initial global placement in a circuit design in a computing system by a processor. A wire length minimization may be determined based on maximum population density constraints as a single player game theory for global placement of an integrated circuit.

Claims (27)

1. A method for providing enhanced initial global placement in a circuit design in a computing environment by one or more processors comprising:

determining a wire length minimization based on maximum population density constraints as a single player game theory for global placement of an integrated circuit.

2. The method of claim 1 , further including performing a pair of design layout transformations as an operation of the single player game theory.

3. The method of claim 2 , wherein performing the pair of design layout transformations further includes performing a partial contraction transformation of the design layout towards the minimum wire length placement.

4. The method of claim 3 , further including determining a formulated linear program for the partial contraction transformation.

5. The method of claim 2 , wherein performing the pair of design layout transformations further includes spreading transformation that corrects one or more population density violations while preserving an amount of wire length.

6. The method of claim 5 , further including determining a randomized greedy operations for the spreading transformation.

7. The method of claim 1 , further including initiating a machine learning operation to model the wire length minimization based on the maximum population density constraints as the single player game theory.

8. A system for providing enhanced initial global placement in a computing environment in a computing environment, comprising:

one or more computers with executable instructions that when executed cause the system to:

determine a wire length minimization based on maximum population density constraints as a single player game theory for global placement of an integrated circuit.

9. The system of claim 8 , wherein the executable instructions when executed cause the system to perform a pair of design layout transformations as an operation of the single player game theory.

10. The system of claim 9 , wherein performing the pair of design layout transformations further includes perform a partial contraction transformation of the design layout towards the minimum wire length placement.

11. The system of claim 10 , wherein the executable instructions when executed cause the system to determine a formulated linear program for the partial contraction transformation.

12. The system of claim 10 , wherein the executable instructions when executed cause the system to determine a randomized greedy operations for the spreading transformation.

13. The system of claim 10 , wherein the executable instructions when executed cause the system to initiate a machine learning operation to model the wire length minimization based on the maximum population density constraints as the single player game theory.

14. The system of claim 9 , wherein performing the pair of design layout transformations further includes spread transformation that corrects one or more population density violations while preserving an amount of wire length.

15. A computer program product for providing enhanced initial global placement in a computing environment, the computer program product comprising:

one or more computer readable storage media, and program instructions collectively stored on the one or more computer readable storage media, the program instruction comprising:

program instructions to determine a wire length minimization based on maximum population density constraints as a single player game theory for global placement of an integrated circuit.

16. The computer program product of claim 15 , further including program instructions to perform a pair of design layout transformations as an operation of the single player game theory.

17. The computer program product of claim 15 , further including program instructions to perform a partial contraction transformation of the design layout towards the minimum wire length placement.

18. The computer program product of claim 15 , further including program instructions to determine a formulated linear program for the partial contraction transformation.

19. The computer program product of claim 15 , further including program instructions to:

spread transformation that corrects one or more population density violations while preserving an amount of wire length; and

determine a randomized greedy operations for the spreading transformation.

20. The computer program product of claim 15 , further including program instructions to initiate a machine learning operation to model the wire length minimization based on the maximum population density constraints as the single player game theory.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2022
From: LVOV, ALEXEY Y; NAM, GI-JOON; TROMBLEY, BENJAMIN NEIL; REDDY, LAKSHMI N; VILLARRUBIA, PAUL G
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 060019/0135 →
Continuity (1)
Related Publication 20230385503A1 · Nov 30, 2023
References Cited (31)
US 6662348B1 · Naylor et al. · 2003 [cited by applicant]
US 7984410B2 · Chen et al. · 2011 [cited by applicant]
US 8635576B2 · Zhao et al. · 2014 [cited by applicant]
US 8689164B2 · Balabanov et al. · 2014 [cited by applicant]
US 9558313B1 · Siddiqi · 2017 [cited by examiner]
US 10031996B2 · Braun et al. · 2018 [cited by applicant]
US 10346578B2 · Patel et al. · 2019 [cited by applicant]
US 10346587B2 · Stamper et al. · 2019 [cited by applicant]
US 10528695B1 · Lvov et al. · 2020 [cited by applicant]
US 10552740B2 · Alpert et al. · 2020 [cited by applicant]
US 10599882B1 · Werkheiser et al. · 2020 [cited by applicant]
US 10635773B1 · Kim et al. · 2020 [cited by applicant]
US 10719654B2 · Beck et al. · 2020 [cited by applicant]
US 10762271B2 · Kim et al. · 2020 [cited by applicant]
US 20130086534A1 · Zhao et al. · 2013 [cited by applicant]
US 20130097574A1 · Balabanov et al. · 2013 [cited by applicant]
US 20200034507A1 · Lvov et al. · 2020 [cited by applicant]
US 20200104453A1 · Kim et al. · 2020 [cited by applicant]
US 20210117608A1 · Chung et al. · 2021 [cited by applicant]
CN 106021722A · 2016 [cited by applicant]
CN 106980730A · 2017 [cited by applicant]
Zhou et al., “A monte carlo tree search framework for quantum circuit transformation”, ICCAD'20: Proceedings of the 39th International Conference on Computer-Aided Design, Nov. 2020, Article No. 138, pp. 1-7 https://doi… [cited by applicant]
Roy et al., “Seeing the forest and the trees: steiner wirelength optimization in placement, IEEE Transactions on Computer-Aided Design on Integrated Circuits and Systems”, 26(4):632-644, 2007, DOI:10.1109/TCAD.2006.8882… [cited by applicant]
Ho et al., “Fast legalization for standard cell placement with simultaneous wirelength and displacement minimization”, VLSI-SoC 2010: 369-374, DOI: 10.1109/VLSISOC.2010.5642689 2012, (21 pages). [cited by applicant]
He et al., “Circuit routing using monte carlo tree search and deep neural networks”, ArXiv:https://doi.org/10.48550/arXiv.2006.13607, Artificial Intelligence, 2020, (8 pages). [cited by applicant]
Mirhoseini et al., “Chip placement with deep reinforcement learning”, ArXiv: https://doi.org/10.48550/arXiv.2004.10746, Apr. 2020, (15 pages). [cited by applicant]
Kim et al., “SimPL: An effective placement algorithm”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31:50-60, DOI:10.1109/ICCAD.2010.5654229, Jan. 2012 (13 pages). [cited by applicant]
Baier et al., “Evolutionary MCTS with Flexible Search Horizon”, Proc. Of the 14th Artificial Intelligence and Interactive Digital Entertainment Conference (AIDE 2018). 2018 (7 pages). [cited by applicant]
Liu et al., “Density-based penalty parameter optimization on C-SVM”, Hindawi Publishing Corporation, The Scientific World Journal, vol. 2014, Article ID 851814, http://dx.doi.org/10.1155/2014/851814 (10 pages). [cited by applicant]
Maes et al., “Monte carlo search algorithm discovery for single-player games”, IEEE Transactions on Computational Intelligence and AI in Games, vol. 5, No. 3, Sep. 2013, https://doi.org/10.48550/arXiv.1208.4692 (13 page… [cited by applicant]
Prabhakar et al., “Optimization of placement for modern VLSI design”, International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011, Published in International Journal of Computer Applications (IJCA), N… [cited by applicant]