IP Library › Granted Patent US 12,309,556
Granted Patent B2
US 12,309,556 · App. 18/193,126 · Granted May 20, 2025

Audio circuit

Inventor: Mitsuteru Sakai (Kyoto, JP)
Assignee: ROHM CO., LTD.
H04R3/00H04R1/06H04S1/007H04R2430/01H04R2499/13
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,309,556
App. No.
18/193,126
Granted
May 20, 2025
Kind
B2
Abstract

An audio circuit is configured to allow an analog voltage to be input via its volume setting pin. A power supply pin receives a power supply voltage. A bias circuit generates a first reference voltage that corresponds to the analog voltage. A D/A converter converts a digital audio signal into an analog audio signal. AD/A converter has a variable voltage range with a full scale that can be changed according to the first reference voltage. A class D amplifier outputs an output pulse signal having a duty cycle that corresponds to the analog audio signal output from the D/A converter and having an amplitude that corresponds to the power supply voltage.

Claims (23)

1. An audio circuit comprising:

a volume setting pin structured to receive an analog voltage;

a power supply pin structured to receive a power supply voltage;

a bias circuit structured to generate a first reference voltage that corresponds to the analog voltage;

a D/A converter structured to convert a digital audio signal into an analog audio signal with a voltage range having a full scale that is variable according to the first reference voltage; and

a class D amplifier structured to output an output pulse signal having a duty cycle that corresponds to the analog audio signal output from the D/A converter and having an amplitude that corresponds to the power supply voltage.

2. The audio circuit according to claim 1 , wherein the bias circuit comprises:

a first resistor provided between the volume setting pin and the power supply pin; and

a second resistor provided between the volume setting pin and a ground.

3. The audio circuit according to claim 1 , wherein the class D amplifier comprises:

an integrator structured to receive the analog audio signal and the output pulse signal;

a periodic voltage generating circuit structured to generate a periodic voltage having a triangle waveform or a sawtooth waveform;

a Pulse Width Modulation (PWM) comparator structured to compare an output of the integrator with the periodic voltage;

a bridge circuit; and

a driver structured to drive the bridge circuit according to an output of the PWM comparator.

4. The audio circuit according to claim 3 , wherein the bias circuit further generates a second reference voltage obtained by dividing the power supply voltage in addition to the first reference voltage,

and wherein the second reference voltage is supplied to the integrator.

5. The audio circuit according to claim 4 , wherein the periodic voltage generating circuit generates a periodic voltage with the second reference voltage as a midpoint level.

6. The audio circuit according to claim 1 , monolithically integrated on a single substrate.

7. An in-vehicle audio system comprising:

a speaker; and

the audio circuit according to claim 1 , structured to drive the speaker.

8. An electronic device provided with the audio circuit according to claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2023
From: SAKAI, MITSUTERU
To: ROHM CO., LTD.
Reel/Frame 063176/0842 →
Priority Claims (1)
JP 2020-166166 · Sep 30, 2020 · national
Continuity (2)
Continuation PCTJP2021031522 · Aug 27, 2021
Related Publication 20230247354A1 · Aug 3, 2023
References Cited (10)
US 9425747B2 · Bazarjani · 2016 [cited by examiner]
US 20120169420A1 · Liu · 2012 [cited by examiner]
US 20160373073A1 · Kato · 2016 [cited by applicant]
US 20230238926A1 · Sakai · 2023 [cited by examiner]
JP 2011082959A · 2011 [cited by applicant]
JP 5618776B2 · 2014 [cited by applicant]
JP 2016007005A · 2016 [cited by applicant]
JP 2017009440A · 2017 [cited by applicant]
International Search Report for International Application No. PCT/JP2021/031522; Date of Mailing, Oct. 5, 2021; and PCT IPRP issued on Mar. 28, 2023, with Written Opinion of the ISA, Date of Mailing, Oct. 5, 2021. [cited by applicant]
JPO Notice of Reasons for Refusal for corresponding JP Application No. 2022-553551; Issued Apr. 8, 2025. [cited by applicant]