IP Library › Granted Patent US 12,315,767
Granted Patent B2
US 12,315,767 · App. 18/432,087 · Granted May 27, 2025

Semiconductor die

Inventor: Po-Yu Yang (Hsinchu, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L21/78H01L23/544
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,315,767
App. No.
18/432,087
Granted
May 27, 2025
Kind
B2
Abstract

A manufacturing method of a semiconductor device includes the following steps. A singulation process is performed to a semiconductor wafer for forming semiconductor dies and includes a first cutting step, a thinning step, and a second cutting step. The first cutting step is configured to form first openings in the semiconductor wafer by etching. A portion of the semiconductor wafer is located between each first opening and a back surface and removed by the thinning step. Each first opening penetrates through the semiconductor wafer after the thinning step. The second cutting step is configured to form second openings. Each second opening penetrates through the semiconductor wafer for separating the semiconductor dies. A semiconductor die includes two first side surfaces opposite to each other and two second side surfaces opposite to each other. A roughness of each first side surface is different from a roughness of each second side surface.

Claims (6)

1. A semiconductor die, comprising:

two first side surfaces separated from each other, wherein the two first side surfaces are opposite to each other in a first direction;

two second side surfaces separated from each other, wherein the two second side surfaces are opposite to each other in a second direction perpendicular to the first direction, and a roughness of each of the first side surfaces is different from a roughness of each of the second side surfaces; and

third side surfaces located at corners of the semiconductor die, wherein each of the third side surfaces is directly connected with one of the two first side surfaces and one of the two second side surfaces, respectively, and a roughness of each of the third side surfaces is different from the roughness of the each of the first side surfaces and the roughness of each of the second side surfaces.

2. The semiconductor die according to claim 1 , wherein each of the two first side surfaces is elongated in the second direction, and each of the two second side surfaces is elongate in the first direction.

3. The semiconductor die according to claim 1 , wherein each of the third side surfaces is a curved side surface.

Priority Claims (1)
CN 202011398658.4 · Dec 2, 2020 · national
Continuity (2)
Division 17137298 · Dec 29, 2020
Related Publication 20240178067A1 · May 30, 2024
References Cited (11)
US 10163709B2 · Yu · 2018 [cited by applicant]
US 20050202651A1 · Akram · 2005 [cited by applicant]
US 20080150087A1 · Farooq · 2008 [cited by applicant]
US 20130299860A1 · Mineshita · 2013 [cited by examiner]
US 20140225220A1 · Tamagawa · 2014 [cited by applicant]
US 20190267362A1 · Feil · 2019 [cited by applicant]
CN 108962764A · 2018 [cited by applicant]
IE 20030295A1 · 2003 [cited by examiner]
JP 2002329684A · 2002 [cited by examiner]
JP 200431844A · 2004 [cited by applicant]
JP 2005175148A · 2005 [cited by applicant]