IP Library › Granted Patent US 12,316,276
Granted Patent B2
US 12,316,276 · App. 18/391,040 · Granted May 27, 2025

Oscillator with fin field-effect transistor (FinFET) resonator

Inventors: Harald Pretl (Schwertberg, AT); Ehrentraud Hager (Linz, AT); Aly Ismail (Rancho Santa Fe, CA)
Assignee: Apple Inc.
H03B5/326H03B5/04H03B5/1253H03B5/323H10D30/6211H01L2924/13067
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,316,276
App. No.
18/391,040
Granted
May 27, 2025
Kind
B2
Abstract

An integrated circuit may include oscillator circuitry having a resonator formed from fin field-effect transistor (FinFET) devices. The resonator may include drive cells of alternating polarities and sense cells interposed between the drive cells. The resonator may be connected in a feedback loop within the oscillator circuitry. The oscillator circuitry may include an amplifier having an input coupled to the sense cells and an output coupled to the drive cells. The oscillator circuitry may also include a separate inductor and capacitor based oscillator, where the resonator serves as a separate output filter stage for the inductor and capacitor based oscillator.

Claims (51)

1. An oscillator comprising:

a resonator having:

drive terminals;

sense terminals coupled to the drive terminals; and

fin field-effect transistor (FinFET) circuitry coupled to the drive and sense terminals, the FinFET circuitry having an array of fins characterized by a fin pitch determining a resonant frequency and configured to generate acoustic waves having a frequency that is in a subharmonic frequency range of the resonant frequency.

2. The oscillator of claim 1 , further comprising:

an amplifier having an input coupled to the sense terminals and having an output coupled to the drive terminals.

3. The oscillator of claim 1 , wherein the FinFET circuitry further comprises:

a gate conductor formed on the array of fins and extending in a direction perpendicular to each fin in the array of fins, the gate conductor being configured to receive a fixed bias voltage.

4. The oscillator of claim 1 , wherein:

the array of fins is characterized by a fin width;

a first group of fins in the array of fins forms a first sense cell coupled to a first of the sense terminals;

a second group of fins in the array of fins forms a second sense cell coupled to a second of the sense terminals;

adjacent fins in the first and second groups of fins are separated by a fin-to-fin spacing equal to the fin pitch minus the fin width; and

the first sense cell and the second sense cell are separated by an intervening region that extends a distance equal to four times the fin width plus five times the fin-to-fin-spacing.

5. The oscillator of claim 4 , wherein:

the first group of fins of the first sense cell comprises only a first pair of fins; and

the second group of fins of the second sense cell comprises only a second pair of fins.

6. The oscillator of claim 1 , wherein:

a first pair of fins in the array of fins forms a first drive cell coupled to a first of the drive terminals; and

a second pair of fins in the array of fins forms a second drive cell coupled to a second of the drive terminals.

7. The oscillator of claim 1 , further comprising:

a first transistor having a first source-drain terminal coupled to a first of the sense terminals, a gate terminal configured to receive a bias voltage, and a second source-drain terminal coupled to an output of the oscillator; and

a second transistor having a first source-drain terminal coupled to a second of the sense terminals, a gate terminal configured to receive the bias voltage, and a second source-drain terminal coupled to the output of the oscillator.

8. An oscillator comprising:

fin field-effect transistor (FinFET) circuitry having one or more drive terminals and one or more sense terminals;

a transistor having a first source-drain terminal coupled to a drive terminal in the one or more drive terminals, a second source-drain terminal coupled to a sense terminal in the one or more sense terminals, and a gate terminal configured to receive a bias voltage;

a capacitor coupled between the first source-drain terminal of the transistor and the drive terminal; and

a resistor coupled between the first source-drain terminal of the transistor and a power supply line.

9. The oscillator of claim 8 , further comprising:

an additional transistor having a first source-drain terminal coupled to an additional drive terminal in the one or more drive terminals, a second source-drain terminal coupled to an additional sense terminal in the one or more sense terminals, and a gate terminal configured to receive the bias voltage.

10. The oscillator of claim 8 , further comprising:

an inductor coupled between the first source-drain terminal of the transistor and the power supply line.

11. An oscillator comprising:

fin field-effect transistor (FinFET) circuitry having one or more drive terminals and one or more sense terminals;

a transistor having a first source-drain terminal coupled to a drive terminal in the one or more drive terminals, a second source-drain terminal coupled to a sense terminal in the one or more sense terminals, and a gate terminal configured to receive a bias voltage; and

a resistor having a first terminal coupled to the drive terminal and having a second terminal configured to receive an additional bias voltage.

12. The oscillator of claim 11 , further comprising:

an additional resistor coupled between the first source-drain terminal of the transistor and a power supply line.

13. The oscillator of claim 12 , further comprising:

an inductor coupled in parallel with the additional resistor.

14. The oscillator of claim 11 , further comprising:

a capacitor coupled between the first source-drain terminal of the transistor and the drive terminal.

15. The oscillator of claim 11 , further comprising:

an additional resistor having a first terminal configured to receive the additional bias voltage and a second terminal coupled to another drive terminal in the one or more drive terminals.

16. The oscillator of claim 11 , further comprising:

an additional transistor having a first source-drain terminal coupled to an additional drive terminal in the one or more drive terminals, a second source-drain terminal coupled to an additional sense terminal in the one or more sense terminals, and a gate terminal configured to receive the bias voltage.

17. The oscillator of claim 16 , further comprising:

an additional resistor having a first terminal coupled to the additional drive terminal and having a second terminal configured to receive the additional bias voltage.

18. The oscillator of claim 17 , further comprising:

a capacitor coupled between the additional transistor and the additional resistor.

Continuity (3)
Continuation 17713338 · Apr 5, 2022
Division 17233137 · Apr 16, 2021
Related Publication 20240128929A1 · Apr 18, 2024
References Cited (67)
US 4871982A · Williams · 1989 [cited by examiner]
US 8368487B1 · Sorenson · 2013 [cited by applicant]
US 9294035B2 · Manipatruni et al. · 2016 [cited by applicant]
US 9318479B2 · Li et al. · 2016 [cited by applicant]
US 9391073B2 · Yin et al. · 2016 [cited by applicant]
US 9577060B2 · Kim et al. · 2017 [cited by applicant]
US 9663346B1 · Bahr et al. · 2017 [cited by applicant]
US 9882552B2 · Friend et al. · 2018 [cited by applicant]
US 9899363B1 · Bahr et al. · 2018 [cited by applicant]
US 9922979B2 · Chung et al. · 2018 [cited by applicant]
US 10153277B2 · Tak et al. · 2018 [cited by applicant]
US 10409307B2 · Mengad et al. · 2019 [cited by applicant]
US 10741669B2 · Leib et al. · 2020 [cited by applicant]
US 10892335B2 · Ma et al. · 2021 [cited by applicant]
US 20040095198A1 · Yeh · 2004 [cited by applicant]
US 20040104782A1 · Ruffieux · 2004 [cited by applicant]
US 20060279368A1 · Rhode et al. · 2006 [cited by applicant]
US 20070013451A1 · Luzzatto et al. · 2007 [cited by applicant]
US 20070030085A1 · Brennan et al. · 2007 [cited by applicant]
US 20100090302A1 · Nguyen Hoang et al. · 2010 [cited by applicant]
US 20110024812A1 · Weinstein et al. · 2011 [cited by applicant]
US 20120105110A1 · Kitayama et al. · 2012 [cited by applicant]
US 20140292429A1 · Manipatruni et al. · 2014 [cited by applicant]
US 20160056252A1 · Kim et al. · 2016 [cited by applicant]
US 20190007012A1 · Marques · 2019 [cited by applicant]
US 20190027576A1 · Yang et al. · 2019 [cited by applicant]
US 20190140612A1 · Elsayad et al. · 2019 [cited by applicant]
US 20200161171A1 · Colombeau et al. · 2020 [cited by applicant]
US 20200162024A1 · Nikonov et al. · 2020 [cited by applicant]
US 20200212194A1 · Gosavi et al. · 2020 [cited by applicant]
US 20200342932A1 · Bennett · 2020 [cited by applicant]
US 20200357899A1 · Lo et al. · 2020 [cited by applicant]
US 20200366182A1 · Bieber · 2020 [cited by applicant]
US 20200381536A1 · Cheng · 2020 [cited by applicant]
US 20210013337A1 · Chan et al. · 2021 [cited by applicant]
US 20210305245A1 · Hudeczek et al. · 2021 [cited by applicant]
CN 2085114U · 1991 [cited by applicant]
CN 112420706A · 2021 [cited by applicant]
KR 20070021561A · 2007 [cited by applicant]
Bahr et al., 32GHz Resonant-Fin Transistors in 14nm FinFET Technology, ISSCC 2018/ Session 21/ Extending Silicon and its Applications/ 21.3, 2018 IEEE International Solid-State Circuits Conference, Feb. 14, 2018, Digest… [cited by applicant]
Weinstein et al., Acoustic Resonance in an Independent-Gate Finfet, Solid-State Sensors, Actuators, and Microsystems Workshop, Hilton Head Island, South Carolina, Jun. 6-10, 2010, pp. 459-462. [cited by applicant]
Koo et al., A 2-GHz FBAR-Based Transformer Coupled Oscillator Design With Phase Noise Reduction, IEEE Transactions on Circuits and Systems—II: Express Briefs, vol. 66, No. 4, Apr. 2019 pp. 542-546. [cited by applicant]
Seong et al., A -58dBc-Worst-Fractional-Spur and -234dB-FoMjitter, 5.5GHz Ring-DCO-Based Fractional-N DPLL Using a Time-Invariant-Probability Modulator, Generating a Nonlinearity FTC-Control Word, ISSCC 2020/ Session 17… [cited by applicant]
Jann et al., A 5G Sub-6GHZ Zero-IF and mm-Wave IF Transceiver with MIMO and Carrier Aggregation, ISSCC 2019/ Session 21/ 4G/5G Transceivers/ 21.5, 2019 IEEE International Solid-State Circuits Conference, Feb. 20, 2019, … [cited by applicant]
Hu et al., A 1.5GHz 0.2psRMS Jitter 1.5mW Divider-less FBAR ADPLL in 65nm CMOS, IEEE, 2012. [cited by applicant]
Gao et al., A 2.7-to-4.3GHZ, 0.16psrms-Jitter, -246.8dB-FOM, Digital Fractional-N Sampling PLL in 28nm CMOS, ISSCC 2016/ Session 9/ High-Performance Wireless/ 9.6/ 2016 IEEE International Solid-State Circuits Conference… [cited by applicant]
Temporiti et al., A 3.5 GHZ Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation, IEEE Journal of Solid-State Circuits, vol. 45, No. 12, Dec. 2010, pp. 2723-2736. [cited by applicant]
Wu et al., A 3.5-6.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH ΔΣ-TDC for Low In-Band Phase Noise, IEEE Journal of Solid-State Circuits, vol. 52, No. 7, Jul. 2017, pp. 1885-1903. [cited by applicant]
Mercandelli et al., A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated Jitter, ISSCC 2020/ Session 17/ Frequency Synthesizers & VCOs/ 17.5, 2020 IEE International Solid-State Circuits Conference, Feb. … [cited by applicant]
Tsai et al., A 12nm CMOS RF Transceiver Supporting 4G/5G UL MIMO, ISSCC 2020/ Session 10/ High-Performance Transceivers/ 10.3, IEEE International Solid-State Circuits Conference, Feb. 18, 2020, pp. 176-178. [cited by applicant]
Wu et al., A 28-nm 75-fsrms Analog Fractional-N Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction, IEEE Journal of Solid-State Circuits, vol. 5… [cited by applicant]
He et al., A 40nm Dual-Band 3-Stream 802.11a/b/g/n/ac MIMO WLAN SoC with 1.1Gb/s Over-the-Air Throughput, ISSCC 2014/ Session 20/ Wireless Systems/ 20.5/ 2014 IEEE International Solid-State Circuits Conference, Feb. 12,… [cited by applicant]
Seong et al., A -58dBc-Worst-Fractional-Spur and -234dB-F0Mjitter, 5.5GHz Ring-DCO-Based Fractional-N DPLL Using a Time-Invariant-Probability Modulator, Generating a Nonlinearity-Robust DTC-Control Word, ISSCC 2020/ Ses… [cited by applicant]
Santiccioli et al., A 66fsrms Jitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking, ISSCC 2020/ Session 17/ Frequency & Synthesizers & VCOs/ 17.2, 2020 IEEE Internatio… [cited by applicant]
Lim et al., A 170MHz-Lock-In-Range and -253dB-F0Mjitter, 12-ro-14.5GHz Subsampling PLL with a 150μW Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge Generator, ISSCC 2020/ Session 17/ Frequen… [cited by applicant]
Markulic et al., A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation, IEEE Journal of Solid-State Circuits, vol. 51, No. 12, Dec. 2016, pp. 3078-3092. [cited by applicant]
Lee et al., A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Tim-to-Digital Converter With Subpicosecond Resolution, IEEE Journal of Solid-State Circuits, vol. 44, No. 10, Oct. 2009, pp. 2808-2816. [cited by applicant]
Leeson, A Simple Model of Feedback Oscillator Noise Spectrum, Proceedings Letter, Proceedings on the IEEE, Feb. 1966, pp. 329-330. [cited by applicant]
Chee et al., A Sub-100μW 1.9-GHz CMOS Oscillator Using FBAR Resonator, 2005 IEEE Radio Frequency Integrated Circuits Symposium, pp. 123-126, Berkeley, CA 94704, USA. [cited by applicant]
Chen et al., A Sub-Sampling All-digital Fractional-N Frequency Synthesizer with -111dBc-Hz In-Band Phase Noise and an FOM of -242dB, ISSCC 2015/ Session 14/ Digital PLLS and SOC Building Blocks/ 14.9, 2015 IEEE Internat… [cited by applicant]
Kamarudin et al., Design and Simulation Single stage CMOS TIA for 1.4 GHZ,-27 dB MEMS SAW Resonator, 2017 IEEE Regional Symposium on Micro and Nanoelectronics (RSM). [cited by applicant]
Preyler et al., LO Generation With a Phase Interpolator Digital-to-Time Converter, IEEE Transactions on Microwave Theory and Techniques, vol. 65, No. 11, Nov. 2017, pp. 4669-4676. [cited by applicant]
Hudeczek et al., Polarization Independent Band Gaps in CMOS Back-End-of-Line for Monolithic High-Q MEMS Resonator Confinement, IEEE Transactions on Electron Devices, vol. 67, No. 11, Nov. 2020, pp. 4578-4581. [cited by applicant]
Bahr et al., Theory and Design of Phononic Crystals for Unreleased CMOS-MEMS Resonant Body Transistors, Journal of Microelectromechanical Systems, vol. 24, No. 5, Oct. 2015, pp. 1520-1533. [cited by applicant]
Bartsch et al., Very High Frequency Double-Ended Tuning Fork Nano-Mechanical Fin-FET Resonator, Lausanne, Switzerland. 2011. [cited by applicant]
Ionescu, Vibrating Body Transistors: Enabling Fin-FET Nano-Electro-Mechanical Resonators, p. 333, Lausanne, Switzerland. 2010. [cited by applicant]
Razavi et al., RF Microelectronics, Prentice Hall 1998, Chapter 8, Frequency Synthesizers, 1998, pp. 247-251. [cited by applicant]