IP Library › Granted Patent US 12,326,748
Granted Patent B2
US 12,326,748 · App. 17/650,569 · Granted Jun 10, 2025

Linear voltage regulator using serial bit stream for voltage regulation

Inventors: Jaume Tornila Oliver (Eindhoven, NL); Marco Lammers (Neerkant, NL)
Assignee: NXP B.V.
G05F1/575H03M3/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,326,748
App. No.
17/650,569
Granted
Jun 10, 2025
Kind
B2
Abstract

A linear voltage regulator includes a converter circuit that provides a serial bitstream having a pulse density that is indicative of a difference between a regulated voltage of the linear voltage regulator and a reference voltage. The linear voltage regulator also includes a digital to analog converter circuit that includes an input to receive the serial bitstream. The digital to analog converter circuit includes an averager circuit that produces an output signal to control a voltage of a control terminal of a power transistor of the linear voltage regulator for regulating the regulated voltage based on the pulse density of the serial bitstream.

Claims (43)

1. A linear voltage regulator comprising:

a power transistor including a first current terminal coupled to a power supply terminal and a second current terminal to supply a regulated voltage;

a converter circuit including an output to provide a serial bitstream whose pulse density is dependent upon a voltage difference between the regulated voltage and a reference voltage;

a digital to analog converter circuit that includes an input to receive the serial bitstream, the digital to analog converter circuit includes an averager circuit that produces at an output a control signal to control a voltage of a control terminal of the power transistor for regulating the regulated voltage based on the pulse density of the serial bitstream;

wherein the digital to analog converter circuit includes a level shifter that shifts the serial bitstream from a first voltage domain to a second voltage domain to provide a level shifted serial bitstream, wherein the averager circuit is implemented in the second voltage domain.

2. The linear voltage regulator of claim 1 wherein the averager circuit is characterized as a low pass filter.

3. The linear voltage regulator of claim 1 wherein the averager circuit is characterized as an integrator.

4. The linear voltage regulator of claim 1 wherein the converter circuit compares a voltage indicative of the regulated voltage with a reference voltage to provide a voltage difference value.

5. The linear voltage regulator of claim 4 wherein the converter circuit includes a proportional integrated differential circuit that receives the voltage difference value and provides a control signal dependent upon the voltage difference value.

6. A linear voltage regulator comprising:

a power transistor including a first current terminal coupled to a power supply terminal and a second current terminal to supply a regulated voltage;

a converter circuit including an output to provide a serial bitstream whose pulse density is dependent upon a voltage difference between the regulated voltage and a reference voltage;

a digital to analog converter circuit that includes an input to receive the serial bitstream, the digital to analog converter circuit includes an averager circuit that produces at an output a control signal to control a voltage of a control terminal of the power transistor for regulating the regulated voltage based on the pulse density of the serial bitstream;

wherein the converter circuit includes an analog to digital converter that provides a first digital signal indicative of the regulated voltage and a digital controller that compares the first digital signal with a second digital signal indicative of a reference voltage to provide a third digital signal indicative of a voltage difference value; wherein the converter circuit includes a second digital to analog converter circuit that converts the third digital signal to an analog signal indicative of the voltage difference.

7. The linear voltage regulator of claim 1 wherein the converter circuit includes a sigma-delta modulator having an output that provides the serial bitstream.

8. A linear voltage regulator comprising:

a power transistor including a first current terminal coupled to a power supply terminal and a second current terminal to supply a regulated voltage;

a converter circuit including an output to provide a serial bitstream whose pulse density is dependent upon a voltage difference between the regulated voltage and a reference voltage;

a digital to analog converter circuit that includes an input to receive the serial bitstream, the digital to analog converter circuit includes an averager circuit that produces at an output a control signal to control a voltage of a control terminal of the power transistor for regulating the regulated voltage based on the pulse density of the serial bitstream;

wherein the digital to analog converter circuit includes a level shifter that shifts the serial bitstream from a first voltage domain to a second voltage domain to provide a level shifted serial bitstream;

wherein the converter circuit includes a pulse width modulator that provides a pulse width modulated signal as the serial bitstream whose duty cycle is dependent upon a voltage difference between the regulated voltage and a reference voltage.

9. A linear voltage regulator comprising:

a power transistor including a first current terminal coupled to a power supply terminal and a second current terminal to supply a regulated voltage;

a converter circuit including an output to provide a serial bitstream whose pulse density is dependent upon a voltage difference between the regulated voltage and a reference voltage;

a digital to analog converter circuit that includes an input to receive the serial bitstream, the digital to analog converter circuit includes an averager circuit that produces at an output a control signal to control a voltage of a control terminal of the power transistor for regulating the regulated voltage based on the pulse density of the serial bitstream;

wherein the serial bitstream is in a first voltage domain and the averager circuit includes an input to receive a serial signal that is produced by a buffer circuit of the digital to analog converter circuit in a second voltage domain that is different from the first voltage domain.

10. A linear voltage regulator comprising:

a power transistor including a first current terminal coupled to a power supply terminal and a second current terminal to supply a regulated voltage;

a converter circuit including an output to provide a serial bitstream whose pulse density is dependent upon a voltage difference between the regulated voltage and a reference voltage;

a digital to analog converter circuit that includes an input to receive the serial bitstream, the digital to analog converter circuit includes an averager circuit that produces at an output a control signal to control a voltage of a control terminal of the power transistor for regulating the regulated voltage based on the pulse density of the serial bitstream;

wherein the digital to analog converter circuit includes an inverter to provide a serial signal to an input of the averager circuit, the serial signal having a pulse density that is dependent upon the voltage difference between the regulated voltage and a reference voltage.

11. The linear voltage regulator of claim 10 wherein the digital to analog converter circuit includes a level shifter that shifts the serial bitstream from a first voltage domain to a second voltage domain to provide a level shifted serial bitstream, wherein the inverter receives the level shifted serial bitstream at its input.

12. A linear voltage regulator comprising:

a power transistor including a first current terminal coupled to a power supply terminal and a second current terminal to supply a regulated voltage;

a converter circuit including an output to provide a serial bitstream whose pulse density is dependent upon a voltage difference between the regulated voltage and a reference voltage;

a digital to analog converter circuit that includes an input to receive the serial bitstream, the digital to analog converter circuit includes an averager circuit that produces at an output a control signal to control a voltage of a control terminal of the power transistor for regulating the regulated voltage based on the pulse density of the serial bitstream;

wherein the digital to analog circuit includes a charge pump for providing a signal to the averager circuit that is based on the pulse density of the serial bitstream.

13. A linear voltage regulator comprising:

a power transistor including a first current terminal coupled to a power supply terminal and a second current terminal to supply a regulated voltage;

a converter circuit including an output to provide a serial bitstream whose pulse density is dependent upon a voltage difference between the regulated voltage and a reference voltage;

a digital to analog converter circuit that includes an input to receive the serial bitstream, the digital to analog converter circuit includes an averager circuit that produces at an output a control signal to control a voltage of a control terminal of the power transistor for regulating the regulated voltage based on the pulse density of the serial bitstream;

wherein the digital to analog converter circuit includes a buffer circuit that is characterized as a level shifting buffer circuit that receives the serial bitstream and provides a serial signal to an input of the averager circuit, wherein the serial bitstream is in a first voltage domain and the serial signal is in a second voltage domain different than the first voltage domain.

14. The linear voltage regulator of claim 12 wherein the digital to analog converter circuit includes a level shifter that shifts the serial bitstream from a first voltage domain to a second voltage domain to provide a level shifted serial bitstream.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2022
From: TORNILA OLIVER, JAUME; LAMMERS, MARCO
To: NXP B.V.
Reel/Frame 058972/0781 →
Continuity (1)
Related Publication 20230251679A1 · Aug 10, 2023
References Cited (22)
US 6438005B1 · Walter · 2002 [cited by examiner]
US 6822595B1 · Robinson · 2004 [cited by examiner]
US 7208919B2 · May · 2007 [cited by applicant]
US 8913762B2 · Steele · 2014 [cited by examiner]
US 9857814B2 · Cohen · 2018 [cited by examiner]
US 10126769B2 · Xu et al. · 2018 [cited by applicant]
US 20020097175A1 · Wong · 2002 [cited by examiner]
US 20050237233A1 · Muhammad · 2005 [cited by examiner]
US 20060261794A1 · May · 2006 [cited by examiner]
US 20070290894A1 · Ng · 2007 [cited by examiner]
US 20120153917A1 · Adell · 2012 [cited by examiner]
US 20160054747A1 · Cohen · 2016 [cited by examiner]
US 20160202715A1 · Petrov · 2016 [cited by examiner]
US 20170284825A1 · Lesso · 2017 [cited by examiner]
US 20220035392A1 · Kazarians et al. · 2022 [cited by applicant]
US 20220247367A1 · Melanson · 2022 [cited by examiner]
US 20230195151A1 · Sorace · 2023 [cited by examiner]
EP 2887543A1 · 2015 [cited by examiner]
Cheah, M., “A 100-mA, 99.11% Current Efficiency, 2-mVpp Ripple Digitally Controlled LDO With Active Ripple Suppression” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, No. 2, Feb. 2017. [cited by applicant]
Jackum, T., “A Digitally Controlled Linear Voltage Regulator in a 65nm CMOS Process”, 2010 17th IEEE International Conference on Electronics, Circuits and Systems, Dec. 12-15, 2010. [cited by applicant]
Redoute, J., “EMC of Analog Integrated Circuits”, Springer Science & Business Media, e-ISBN 978-90-481-3230-0, 2010 (no month available). [cited by applicant]
Wikipedia, “Pulse-density modulation”, URL:https://web.archive.org/web/2019032800 1620/https://en.wikipedia.org/wiki/Pulse-density_modulation; Retrieved from the Internet: Jul. 21, 2023. [cited by applicant]
Cited By (3)
US 12,591,259 US 12,687,869 US 12,717,366