IP Library › Granted Patent US 12,333,369
Granted Patent B2
US 12,333,369 · App. 17/901,324 · Granted Jun 17, 2025

Circuit module and RFID tag

Inventor: Yoshihiro Aoyama (Nagaokakyo, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
G06K19/07752
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,333,369
App. No.
17/901,324
Granted
Jun 17, 2025
Kind
B2
Abstract

A circuit module is provide that includes a substrate including a first surface and a second surface that are opposite to each other, an IC mounted on the first surface of the substrate, a circuit disposed on the first surface and the second surface of the substrate with a conductor pattern obtained by heat curing of conductive paste, and connected between the IC and an external circuit, and a dummy conductor pattern obtained by heat curing of the conductive paste, disposed on at least one of the first surface and the second surface of the substrate, and configured to maintain a balance of the conductive paste on the first surface and the second surface of the substrate.

Claims (42)

1. A circuit module comprising:

a substrate including a first surface and a second surface that oppose each other;

an integrated circuit (IC) disposed on the first surface of the substrate;

a circuit disposed on the first surface and the second surface of the substrate and having a conductor pattern obtained by heat curing of a conductive paste;

a dummy conductor pattern obtained by heat curing of the conductive paste; and

a terminal electrode that overlaps the dummy conductor pattern in a plan view of the first surface of the substrate,

wherein the dummy conductor pattern is independent of and not in contact with the conductor pattern, and

wherein the dummy conductor pattern is disposed on at least one of the first surface and the second surface of the substrate and is configured to maintain a balance of the conductive paste on the first surface and the second surface of the substrate.

2. The circuit module according to claim 1 , wherein the circuit is connected between the IC and an external circuit.

3. The circuit module according to claim 1 , wherein the dummy conductor pattern is connected to the terminal electrode through an interlayer connection conductor.

4. The circuit module according to claim 1 , wherein the dummy conductor pattern is a identification mark.

5. The circuit module according to claim 1 , wherein the dummy conductor pattern comprises a plurality of dummy conductor patterns disposed on the first surface of the substrate that face a pair of antenna side terminal electrodes disposed on the second surface of the substrate, respectively, so as to interpose the substrate therebetween.

6. The circuit module according to claim 5 , wherein the plurality of dummy conductor patterns are not connected to and independent of the pair of antenna side terminal electrodes.

7. The circuit module according to claim 1 , wherein the dummy conductor pattern configures the substrate to maintain a flat shape.

8. A circuit module comprising:

a substrate including a first surface and a second surface that oppose each other;

an integrated circuit (IC) disposed on the first surface of the substrate;

a circuit disposed on the first surface and the second surface of the substrate and having a conductor pattern formed from a conductive paste;

a dummy conductor pattern formed from the conductive paste; and

a terminal electrode that overlaps the dummy conductor pattern in a plan view of the first surface of the substrate,

wherein the dummy conductor pattern is independent of and not in contact with the conductor pattern, and

wherein the dummy conductor pattern is disposed on at least one of the first surface and the second surface of the substrate and is configured to balance the conductive paste on the first surface and the second surface of the substrate.

9. The circuit module according to claim 8 , wherein the circuit is connected between the IC and an external circuit.

10. The circuit module according to claim 8 , wherein the dummy conductor pattern is connected to the terminal electrode through an interlayer connection conductor.

11. The circuit module according to claim 8 , wherein the dummy conductor pattern is a identification mark.

12. The circuit module according to claim 8 , wherein the dummy conductor pattern comprises a plurality of dummy conductor patterns disposed on the first surface of the substrate that face a pair of antenna side terminal electrodes disposed on the second surface of the substrate, respectively, so as to interpose the substrate therebetween.

13. The circuit module according to claim 12 , wherein the plurality of dummy conductor patterns are not connected to and independent of the pair of antenna side terminal electrodes.

14. The circuit module according to claim 8 , wherein the dummy conductor pattern configures the substrate to maintain a flat shape.

15. An RFID tag comprising:

an antenna including two conductor patterns disposed on a flexible insulating film; and

a circuit module disposed on the insulating film, and connected to or combined with the antenna, the circuit module including:

a substrate including a first surface and a second surface that oppose each other;

an RFIC disposed on the first surface of the substrate;

an impedance matching circuit disposed on the first surface and the second surface of the substrate and having a conductor pattern obtained by heat curing of a conductive paste;

a dummy conductor pattern obtained by heat curing of the conductive paste; and

a terminal electrode that overlaps the dummy conductor pattern in a plan view of the first surface of the substrate,

wherein the impedance matching circuit is connected between the RFIC and an external circuit,

wherein the dummy conductor pattern is independent of and not in contact with the conductor pattern, and

wherein the dummy conductor pattern is disposed on at least one of the first surface and the second surface of the substrate and is configured to maintain a balance of the conductive paste on the first surface and the second surface of the substrate.

16. The RFID tag according to claim 15 , further comprising:

an interlayer connection conductor electrically connected to the dummy conductor pattern;

wherein the dummy conductor pattern is connected to the terminal electrode through the interlayer connection conductor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2022
From: AOYAMA, YOSHIHIRO
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 060967/0893 →
Priority Claims (1)
JP 2020-052512 · Mar 24, 2020 · national
Continuity (2)
Continuation PCTJP2020036709 · Sep 28, 2020
Related Publication 20220414415A1 · Dec 29, 2022
References Cited (29)
US 6693243B1 · Oida et al. · 2004 [cited by applicant]
US 9449943B2 · Lin · 2016 [cited by examiner]
US 11421316B2 · Lianto · 2022 [cited by examiner]
US 20050001785A1 · Ferguson · 2005 [cited by examiner]
US 20050035924A1 · Liu · 2005 [cited by examiner]
US 20130176184A1 · Dokai et al. · 2013 [cited by applicant]
US 20150084178A1 · Kim · 2015 [cited by examiner]
US 20160282608A1 · Kondo · 2016 [cited by examiner]
US 20160351419A1 · Lin · 2016 [cited by examiner]
US 20170083804A1 · Kato et al. · 2017 [cited by applicant]
US 20180019054A1 · Tenno · 2018 [cited by applicant]
US 20180210337A1 · Wakita · 2018 [cited by examiner]
US 20180211754A1 · Hattori · 2018 [cited by examiner]
US 20180293480A1 · Osamura · 2018 [cited by examiner]
US 20190131029A1 · Matsuura · 2019 [cited by examiner]
US 20190311995A1 · Ranaweera · 2019 [cited by examiner]
US 20200227315A1 · Park · 2020 [cited by examiner]
US 20210066201A1 · Son · 2021 [cited by examiner]
US 20210313197A1 · Yamaguchi · 2021 [cited by examiner]
US 20220336341A1 · Shearer · 2022 [cited by examiner]
US 20230102345A1 · Armstrong · 2023 [cited by examiner]
US 20230307378A1 · Xue · 2023 [cited by examiner]
US 20230420269A1 · Minato · 2023 [cited by examiner]
JP 2001156204A · 2001 [cited by applicant]
JP 2004103607A · 2004 [cited by applicant]
WO WO2012137717A1 · 2012 [cited by examiner]
WO 2016084658A1 · 2016 [cited by applicant]
WO 2016163212A1 · 2016 [cited by applicant]
International Search Report issued for PCT/JP2020/036709, date of mailing Dec. 28, 2020. [cited by applicant]