IP Library › Granted Patent US 12,335,644
Granted Patent B2
US 12,335,644 · App. 18/043,758 · Granted Jun 17, 2025

Solid-state imaging device, signal processing method, and electronic device

Inventors: Nobuo Nakamura (Kanagawa, JP); Toshiki Itagaki (Kanagawa, JP); Takashi Miyamoto (Kanagawa, JP); Shin Hotta (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H04N25/703G06T1/005
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,335,644
App. No.
18/043,758
Granted
Jun 17, 2025
Kind
B2
Abstract

The present technology relates to a solid-state imaging device, a signal processing method, and an electronic device enabling improvement of evidence capability of an image. The imaging device generates image information in a pixel unit, generates additional information to be added to the image information outputted from the pixel unit, and combines the additional information with the image information. The present technology can be applied to an imaging device including an image sensor.

Claims (66)

1. A solid-state imaging device, comprising:

a plurality of pixels in a two-dimensional array, wherein the plurality of pixels is configured to generate image information; and

a central processing unit (CPU) configured to:

determine quality of the generated image information;

generate additional information based on the image information;

determine a specific position in the image information based on the determined quality; and

combine, at the determined specific position, the additional information with the image information.

2. The solid-state imaging device according to claim 1 , wherein the CPU is further configured to:

encrypt the additional information, and

combine the encrypted additional information with the image information.

3. The solid-state imaging device according to claim 2 , wherein

the plurality of pixels is further configured to generate a random number, and

the CPU is further configured to encrypt the additional information with the generated random number.

4. The solid-state imaging device according to claim 1 , wherein

the additional information includes identification information, and

the CPU is further configured to identify the solid-state imaging device based on the identification information.

5. The solid-state imaging device according to claim 4 , wherein

the identification information includes at least one of a physically unclonable function (PUF) or specific information, and

the specific information is associated with the solid-state imaging device.

6. The solid-state imaging device according to claim 4 , wherein the identification information includes at least one of

first information associated with an electronic device, wherein the solid-state imaging device is on the electronic device, or

second information associated with the solid-state imaging device.

7. The solid-state imaging device according to claim 6 , wherein the first information includes at least one of GPS information, sound information, or character information associated with an environment that surrounds the electronic device.

8. The solid-state imaging device according to claim 1 , further comprising a memory unit configured to store the image information.

9. The solid-state imaging device according to claim 8 , wherein

the additional information includes image specification information, and

the CPU is further configured to specify the image information based on the image specification information.

10. The solid-state imaging device according to claim 9 , wherein

the image specification information includes at least one of a Robust Hash function, feature amount information, an image serial number, or an electronic watermark, and

the feature amount information indicates a feature amount of the image information.

11. The solid-state imaging device according to claim 8 , wherein

the memory unit includes a chip, and

the memory unit is integrated with the solid-state imaging device in one of a package or a system of an electronic device.

12. The solid-state imaging device according to claim 1 , wherein the CPU is further configured to generate the additional information based on an electronic watermark technology.

13. The solid-state imaging device according to claim 1 , wherein

the CPU is further configured to generate the additional information in at least one of an OPB region or an effective region,

the specific position is in one of the OPB region or the effective region, and

each of the OPB region and the effective region is in the image information.

14. The solid-state imaging device according to claim 1 , wherein

the image information includes identification information, and

the CPU is further configured to identify the solid-state imaging device based on the identification information.

15. The solid-state imaging device according to claim 14 , wherein

the identification information includes at least one of a physically unclonable function (PUF) or specific information, and

the specific information is associated with the solid-state imaging device.

16. The solid-state imaging device according to claim 14 , wherein

the CPU is further configured to add the identification information to at least one of an OPB region or an effective region,

the specific position is in one of the OPB region or the effective region, and

each of the OPB region and the effective region is in the image information.

17. The solid-state imaging device according to claim 1 , wherein

the image information includes identification information, and

the CPU is further configured to control addition of the identification information to the image information.

18. A signal processing method, comprising:

in a solid-state imaging device:

generating image information;

determining quality of the generated image information;

generating additional information based on the image information;

determining a specific position in the image information based on the determined quality; and

combining, at the determined specific position, the additional information with the image information.

19. An electronic device, comprising:

a solid-state imaging device that includes:

a plurality of pixels in a two-dimensional array, wherein the plurality of pixels is configured to generate image information; and

a central processing unit (CPU) configured to:

determine quality of the generated image information;

generate additional information based on the image information;

determine a specific position in the image information based on the determined quality; and

combine, at the determined specific position, the additional information with the image information.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2023
From: NAKAMURA, NOBUO; ITAGAKI, TOSHIKI; MIYAMOTO, TAKASHI; HOTTA, SHIN
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 062856/0057 →
Priority Claims (1)
JP 2020-153884 · Sep 14, 2020 · national
Continuity (1)
Related Publication 20230319434A1 · Oct 5, 2023
References Cited (7)
US 11637982B2 · Okura · 2023 [cited by examiner]
US 20180205901A1 · Okura · 2018 [cited by examiner]
US 20200288078A1 · Okura · 2020 [cited by examiner]
JP 2007528644A · 2007 [cited by applicant]
JP 2020027033A · 2020 [cited by applicant]
JP 2020145533A · 2020 [cited by applicant]
International Search Report and Written Opinion of PCT Application No. PCT/JP2021/031815, issued on Nov. 16, 2021, 10 pages of ISRWO. [cited by applicant]