IP Library Granted Patent US 12,341,012
Granted Patent B2
US 12,341,012 · App. 17/666,654 · Granted Jun 24, 2025

Method for annealing a gate insulation layer on a wide band gap semiconductor substrate

Inventors: Thomas Aichinger (Faak am See, AT); Gerald Rescher (Bruckl, AT); Michael Stadtmueller (Villach, AT)
Assignee: Infineon Technologies AG
H01L21/049H01L21/02164H01L21/02271H01L21/02337H10D12/031H10D30/60H10D62/235H10D62/8325H10D64/01
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,341,012
App. No.
17/666,654
Granted
Jun 24, 2025
Kind
B2
Abstract

A method for forming a wide band gap semiconductor device is provided. The method includes forming a gate insulation layer on a wide band gap semiconductor substrate and annealing the gate insulation layer using at least a first reactive gas species and a second reactive gas species, wherein the first reactive gas species differs from the second reactive gas species. The method can include forming a gate electrode on the gate insulation layer after annealing the gate insulation layer.

Claims (43)

1. A method for forming a wide band gap semiconductor device, the method comprising:

forming a gate insulation layer on a wide band gap semiconductor substrate;

performing a first annealing process during which the gate insulation layer is annealed using at least a first reactive gas species, wherein the first annealing process is performed in a reactive gas atmosphere comprising at least 0.1 vol % of the first reactive gas species and at most 0.1 vol % of the second reactive gas species;

performing a second annealing process separate from the first annealing process and during which the gate insulation layer is annealed using at least a second reactive gas species, wherein the second annealing process is performed in a reactive gas atmosphere comprising at least 0.1 vol % of the second reactive gas species and at most 0.1 vol % of the first reactive gas species;

diluting the first reactive gas species with an inert gas so that a volume percent of the first reactive gas species is at least 1 vol % and at most 50 vol %; and

annealing the gate insulation layer in an inert gas atmosphere,

wherein the first reactive gas species differs from the second reactive gas species,

wherein the first reactive gas species is nitric oxide.

2. The method of claim 1 , wherein the second reactive gas species is one of nitrous oxide, hydrogen, ammonia, hydrogen peroxide, nitric acid, water vapor, phosphoryl chloride, and oxygen.

3. The method of claim 1 , further comprising:

diluting the second reactive gas species with an inert gas so that a volume percent of the second reactive gas species is at least 0.1 vol % and at most 10 vol %, and wherein the second reactive gas species is ammonia.

4. The method of claim 1 , wherein the annealing of the gate insulation layer in the inert gas atmosphere comprises:

heating the gate insulation layer in the inert gas atmosphere at a temperature lower than 1200° C. to reduce a hydrogen concentration within the gate insulation layer.

5. The method of claim 4 , wherein the second reactive gas species comprises ammonia, and wherein a volume percent of the second reactive gas species is at least 0.1 vol %.

6. The method of claim 4 , wherein the first reactive gas species comprises at least 5 vol % nitric oxide, wherein the inert gas atmosphere comprises at least 90% nitrogen, and wherein a duration of the annealing in the inert gas atmosphere is shorter than a duration of the annealing in the first reactive gas species and/or the second reactive gas species.

7. The method of claim 4 , wherein the inert gas atmosphere has a concentration of oxygen of at most 0.5 vol %.

8. The method of claim 4 , wherein a duration of each annealing of the gate insulation layer is at least 10 minutes and at most 600 minutes.

9. The method of claim 4 , wherein an annealing temperature of each annealing of the gate insulation layer is at least 600° C. and at most 1200° C.

10. The method of claim 1 , further comprising:

before the gate insulation layer is annealed, heating the gate insulation layer in an inert gas atmosphere at a temperature of at least 950° C.

11. The method of claim 1 , further comprising:

after the gate insulation layer is annealed, forming a gate electrode on the gate insulation layer.

12. The method of claim 11 , wherein the gate electrode is a gate trench electrode that extends from a surface of the wide band gap semiconductor substrate into the wide band gap semiconductor substrate.

13. The method of claim 1 , wherein the wide band gap semiconductor substrate is a silicon carbide substrate.

14. The method of claim 1 , wherein the gate insulation layer is a silicon dioxide layer.

15. A method for forming a wide band gap semiconductor device, the method comprising:

forming a gate insulation layer on a wide band gap semiconductor substrate;

performing a first annealing process during which the gate insulation layer is annealed using at least a first reactive gas species, wherein the first annealing process is performed in a reactive gas atmosphere comprising at least 0.1 vol % of the first reactive gas species and at most 0.1 vol % of the second reactive gas species;

performing a second annealing process separate from the first annealing process and during which the gate insulation layer is annealed using at least a second reactive gas species, wherein the second annealing process is performed in a reactive gas atmosphere comprising at least 0.1 vol % of the second reactive gas species and at most 0.1 vol % of the first reactive gas species;

diluting the second reactive gas species with an inert gas so that a volume percent of the second reactive gas species is at least 0.1 vol % and at most 10 vol %; and

annealing the gate insulation layer in an inert gas atmosphere,

wherein the first reactive gas species differs from the second reactive gas species,

wherein the second reactive gas species is ammonia.

16. The method of claim 15 , further comprising:

after the gate insulation layer is annealed, forming a gate electrode on the gate insulation layer.

17. The method of claim 16 , wherein the gate electrode is a gate trench electrode that extends from a surface of the wide band gap semiconductor substrate into the wide band gap semiconductor substrate.

18. The method of claim 15 , wherein the annealing of the gate insulation layer in the inert gas atmosphere comprises:

heating the gate insulation layer in the inert gas atmosphere at a temperature lower than 1200° C. to reduce a hydrogen concentration within the gate insulation layer.

19. The method of claim 18 , wherein the first reactive gas species comprises nitric oxide, and wherein a volume percent of the first reactive gas species is at least 0.1 vol %.

20. The method of claim 18 , wherein the first reactive gas species comprises at least 5 vol % nitric oxide, wherein the inert gas atmosphere comprises at least 90% nitrogen, and wherein a duration of the annealing in the inert gas atmosphere is shorter than a duration of the annealing in the first reactive gas species and/or the second reactive gas species.

21. The method of claim 18 , wherein the inert gas atmosphere has a concentration of oxygen of at most 0.5 vol %.

22. The method of claim 18 , wherein a duration of each annealing of the gate insulation layer is at least 10 minutes and at most 600 minutes.

23. The method of claim 18 , wherein an annealing temperature of each annealing of the gate insulation layer is at least 600° C. and at most 1200° C.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2022
From: AICHINGER, THOMAS; RESCHER, GERALD; STADTMUELLER, MICHAEL
To: INFINEON TECHNOLOGIES AG
Reel/Frame 058919/0578 →
Priority Claims (1)
DE 102018107966.4 · Apr 4, 2018 · national
Continuity (2)
Continuation 16374457 · Apr 3, 2019
Related Publication 20220157607A1 · May 19, 2022
References Cited (33)
US 5817549A · Yamazaki et al. · 1998 [cited by applicant]
US 9945030B2 · DesOrmeaux · 2018 [cited by examiner]
US 20020102358A1 · Das · 2002 [cited by examiner]
US 20030013266A1 · Fukuda et al. · 2003 [cited by applicant]
US 20040101625A1 · Das · 2004 [cited by examiner]
US 20050017272A1 · Yamashita et al. · 2005 [cited by applicant]
US 20080026553A1 · Chua · 2008 [cited by examiner]
US 20100193963A1 · Richter · 2010 [cited by examiner]
US 20120241767A1 · Yano et al. · 2012 [cited by applicant]
US 20130032886A1 · Ando et al. · 2013 [cited by applicant]
US 20140302687A1 · Ashihara · 2014 [cited by examiner]
US 20150214047A1 · Hama et al. · 2015 [cited by applicant]
US 20160126092A1 · Makifuchi · 2016 [cited by examiner]
US 20180308937A1 · Hirose et al. · 2018 [cited by applicant]
CN 105531802A · 2016 [cited by applicant]
CN 107123684A · 2017 [cited by applicant]
DE 4333155A1 · 1995 [cited by applicant]
EP 1323185A2 · 2003 [cited by applicant]
EP 1378006B1 · 2008 [cited by applicant]
JP 2008182070A · 2008 [cited by applicant]
JP 2010109276A · 2010 [cited by applicant]
JP 2011165941A · 2011 [cited by applicant]
JP 2014045053A · 2014 [cited by applicant]
JP 2015142034A · 2015 [cited by applicant]
JP 2016157762A · 2016 [cited by applicant]
JP 2017216306A · 2017 [cited by applicant]
WO 2015005397A1 · 2015 [cited by applicant]
Chung, G.Y., et al., “Effect of Nitric Oxide Annealing on the Interface Trap Densities Near the Band Edges in the 4H Polytype of Silicon Carbide”, Applied Physics Letters 76(13), 2000, 1713-1715. [cited by applicant]
Chung, G.Y., et al., “Improved Inversion Channel Mobility for 4H-SiC MOSFETs Following High Temperature Anneals in Nitric Oxide”, IEEE Electron Device Letters Accepted for Publication, 2001, 176-178. [cited by applicant]
Lai, J.T., “Effects of Nitridation and Annealing on Interface Properties of Thermally Oxidized Si02/SiC Metal-Oxide-Semiconductor System”, Applied Physics Letters 76(25), 2000, 3744-3746. [cited by applicant]
Olafsson, Halldor Orn, “Detection and Removal of Traps at the Si02/SiC Interface”, Thesis for the Degree of Doctor of Philosophy, Chalmers University of Technology, Goteborg, Sweden, 2004, 1-74. [cited by applicant]
Sridevan, S., et al., “Lateral N-Channel Inversion Mode 4H-SiC MOSFET's”, IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 228-230. [cited by applicant]
Sze, “Physics of Semiconductor Devices”, 2nd Edition, John Wiley & Sons, 1981, 852. [cited by applicant]