IP Library › Granted Patent US 12,353,711
Granted Patent B2
US 12,353,711 · App. 18/102,866 · Granted Jul 8, 2025

Dynamic configuration of logical storage devices accessible across multiple storage systems

Inventors: Vinay G. Rao (Bangalore, IN); Vasudevan Subramanian (Chapel Hill, NC); Sanjib Mallick (Bangalore, IN)
Assignee: Dell Products L.P.
G06F3/0607G06F3/0635G06F3/0665G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,353,711
App. No.
18/102,866
Granted
Jul 8, 2025
Kind
B2
Abstract

An apparatus in one embodiment includes at least one processing device comprising a processor coupled to a memory. The at least one processing device is configured to identify a logical storage device accessible in at least first and second storage systems, to measure response times for accessing the logical storage device in each of the first and second storage systems, and to modify, based at least in part on the measured response times, asymmetric access state settings for the logical storage device. Modifying asymmetric access state settings for the logical storage device in some embodiments illustratively comprises modifying asymmetric logical unit access (ALUA) or asymmetric namespace access (ANA) state settings for the logical storage device. Such modifications are illustratively performed in a dynamic manner that responds to variations in the measured response times so as to facilitate load balancing across storage controllers of the first and second storage systems.

Claims (35)

1. An apparatus comprising:

at least one processing device comprising a processor coupled to a memory;

said at least one processing device being configured:

to identify a logical storage device accessible in at least first and second storage systems;

to measure response times for accessing the logical storage device in each of the first and second storage systems; and

to modify, based at least in part on the measured response times, asymmetric access state settings for the logical storage device;

wherein measuring response times for accessing the logical storage device in each of the first and second storage systems comprises sending one or more commands from a host device to each of the first and second storage systems, receiving responses to each of the one or more commands in the host device from each of the first and second storage systems, comparing in the host device the responses received from the first and second storage systems, the responses including at least a first response received from the first storage system and a second response received from the second storage system, and identifying in the host device that the host device is configured as an equidistant host device relative to the first and second storage systems, based at least in part on a result of the comparing of the responses from the first and second storage systems, by the host device, indicating that the first and second storage systems are less than a threshold distance apart from one another, wherein the comparing of the responses includes computing in the host device a computed distance between the first and second storage systems, based at least in part on the responses, and comparing the computed distance to the threshold distance, and wherein the modifying of the asymmetric access state settings for the logical storage device is performed responsive to the computed distance being less than the threshold distance.

2. The apparatus of claim 1 wherein said at least one processing device comprises at least a portion of a host device.

3. The apparatus of claim 1 wherein the first and second storage systems are arranged in an active-active configuration relative to one another.

4. The apparatus of claim 1 wherein the logical storage device comprises a metro/stretched logical storage volume.

5. The apparatus of claim 1 wherein modifying asymmetric access state settings for the logical storage device comprises modifying asymmetric logical unit access (ALUA) state settings for the logical storage device.

6. The apparatus of claim 1 wherein modifying asymmetric access state settings for the logical storage device comprises modifying asymmetric namespace access (ANA) state settings for the logical storage device.

7. The apparatus of claim 1 wherein said at least one processing device further comprises a multi-path layer that includes at least one multi-path input-output driver configured to control delivery of input-output operations from a host device to the first and second storage systems over selected paths through a network over which the host device communicates with the first and second storage systems.

8. The apparatus of claim 7 wherein the logical storage device is accessible to the multi-path layer via one or more first sets of paths to the first storage system and one or more second sets of paths to the second storage system.

9. The apparatus of claim 7 wherein the multi-path input-output driver is configured to send one or more commands to each of the first and second storage systems and to process corresponding command responses from the first and second storage systems, and to determine, based at least in part on a difference between at least one response time for the first storage system and at least one response time for the second storage system, whether or not the host device is configured as an equidistant host device relative to the first and second storage systems.

10. The apparatus of claim 1 wherein modifying asymmetric access state settings for the logical storage device comprises modifying an asymmetric access state for each of one or more storage controllers of each of the first and second storage systems from an active-optimized (AO) state to an active-non-optimized (ANO) state or vice versa.

11. The apparatus of claim 10 wherein each of the storage controllers has at least one port associated therewith in its corresponding one of the first and second storage systems.

12. The apparatus of claim 10 wherein modifying asymmetric access state settings for the logical storage device comprises modifying the asymmetric access states of respective first and second storage controllers of the first storage system from respective AO and ANO states to respective ANO and ANO states, and modifying the asymmetric access state of respective first and second storage controllers of the second storage system from respective ANO and ANO states to respective AO and ANO states.

13. The apparatus of claim 10 wherein said at least one processing device is further configured to perform path selection in a manner that favors accessing the logical storage device via paths to a storage controller having an AO state over paths to a storage controller having an ANO state.

14. The apparatus of claim 1 wherein measuring response times for accessing the logical storage device in each of the first and second storage systems comprises collecting response time measurements for respective input-output operations directed to the logical storage device over a designated period of time.

15. A computer program product comprising a non-transitory processor-readable storage medium having stored therein program code of one or more software programs, wherein the program code, when executed by at least one processing device comprising a processor coupled to a memory, causes said at least one processing device:

to identify a logical storage device accessible in at least first and second storage systems;

to measure response times for accessing the logical storage device in each of the first and second storage systems; and

to modify, based at least in part on the measured response times, asymmetric access state settings for the logical storage device;

wherein measuring response times for accessing the logical storage device in each of the first and second storage systems comprises sending one or more commands from a host device to each of the first and second storage systems, receiving responses to each of the one or more commands in the host device from each of the first and second storage systems, comparing in the host device the responses received from the first and second storage systems, the responses including at least a first response received from the first storage system and a second response received from the second storage system, and identifying in the host device that the host device is configured as an equidistant host device relative to the first and second storage systems, based at least in part on a result of the comparing of the responses from the first and second storage systems, by the host device, indicating that the first and second storage systems are less than a threshold distance apart from one another, wherein the comparing of the responses includes computing in the host device a computed distance between the first and second storage systems, based at least in part on the responses, and comparing the computed distance to the threshold distance, and wherein the modifying of the asymmetric access state settings for the logical storage device is performed responsive to the computed distance being less than the threshold distance.

16. The computer program product of claim 15 wherein modifying asymmetric access state settings for the logical storage device comprises modifying asymmetric logical unit access (ALUA) state settings for the logical storage device.

17. The computer program product of claim 15 wherein modifying asymmetric access state settings for the logical storage device comprises modifying asymmetric namespace access (ANA) state settings for the logical storage device.

18. A method comprising:

identifying a logical storage device accessible in at least first and second storage systems;

measuring response times for accessing the logical storage device in each of the first and second storage systems; and

modifying, based at least in part on the measured response times, asymmetric access state settings for the logical storage device;

wherein measuring response times for accessing the logical storage device in each of the first and second storage systems comprises sending one or more commands from a host device to each of the first and second storage systems, receiving responses to each of the one or more commands in the host device from each of the first and second storage systems, comparing in the host device the responses received from the first and second storage systems, the responses including at least a first response received from the first storage system and a second response received from the second storage system, and identifying in the host device that the host device is configured as an equidistant host device relative to the first and second storage systems, based at least in part on a result of the comparing of the responses from the first and second storage systems, by the host device, indicating that the first and second storage systems are less than a threshold distance apart from one another, wherein the comparing of the responses includes computing in the host device a computed distance between the first and second storage systems, based at least in part on the responses, and comparing the computed distance to the threshold distance, and wherein the modifying of the asymmetric access state settings for the logical storage device is performed responsive to the computed distance being less than the threshold distance; and

wherein the method is performed by at least one processing device comprising a processor coupled to a memory.

19. The method of claim 18 wherein modifying asymmetric access state settings for the logical storage device comprises modifying asymmetric logical unit access (ALUA) state settings for the logical storage device.

20. The method of claim 18 wherein modifying asymmetric access state settings for the logical storage device comprises modifying asymmetric namespace access (ANA) state settings for the logical storage device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2023
From: RAO, VINAY G.; SUBRAMANIAN, VASUDEVAN; MALLICK, SANJIB
To: DELL PRODUCTS L.P.
Reel/Frame 062527/0555 →
Continuity (1)
Related Publication 20240256125A1 · Aug 1, 2024
References Cited (149)
US 6567397B1 · Campana, Jr. et al. · 2003 [cited by applicant]
US 6687746B1 · Shuster et al. · 2004 [cited by applicant]
US 6697875B1 · Wilson · 2004 [cited by applicant]
US 7275103B1 · Thrasher et al. · 2007 [cited by applicant]
US 7454437B1 · Lavallee et al. · 2008 [cited by applicant]
US 7617292B2 · Moore et al. · 2009 [cited by applicant]
US 7668981B1 · Nagineni et al. · 2010 [cited by applicant]
US 7770053B1 · Bappe et al. · 2010 [cited by applicant]
US 7809912B1 · Raizen et al. · 2010 [cited by applicant]
US 7818428B1 · Lavallee et al. · 2010 [cited by applicant]
US 7890664B1 · Tao et al. · 2011 [cited by applicant]
US 7904681B1 · Bappe et al. · 2011 [cited by applicant]
US 7925872B2 · Lai et al. · 2011 [cited by applicant]
US 8250256B2 · Ghosalkar et al. · 2012 [cited by applicant]
US 8285825B1 · Nagaraj et al. · 2012 [cited by applicant]
US 8825919B1 · Lim et al. · 2014 [cited by applicant]
US 8832334B2 · Okita · 2014 [cited by applicant]
US 8874746B1 · Gonzalez · 2014 [cited by applicant]
US 9026694B1 · Davidson et al. · 2015 [cited by applicant]
US 9201803B1 · Derbeko et al. · 2015 [cited by applicant]
US 9400611B1 · Raizen · 2016 [cited by applicant]
US 9430368B1 · Derbeko et al. · 2016 [cited by applicant]
US 9525659B1 · Sonkin · 2016 [cited by examiner]
US 9594780B1 · Esposito et al. · 2017 [cited by applicant]
US 9647933B1 · Tawri et al. · 2017 [cited by applicant]
US 9672160B1 · Derbeko et al. · 2017 [cited by applicant]
US 9778852B1 · Marshak et al. · 2017 [cited by applicant]
US 10289325B1 · Bono · 2019 [cited by applicant]
US 10353714B1 · Gokam et al. · 2019 [cited by applicant]
US 10439878B1 · Tah et al. · 2019 [cited by applicant]
US 10474367B1 · Mallick et al. · 2019 [cited by applicant]
US 10476960B1 · Rao et al. · 2019 [cited by applicant]
US 10521369B1 · Mallick et al. · 2019 [cited by applicant]
US 10606496B1 · Mallick et al. · 2020 [cited by applicant]
US 10637917B2 · Mallick et al. · 2020 [cited by applicant]
US 10652206B1 · Pusalkar et al. · 2020 [cited by applicant]
US 10754572B2 · Kumar et al. · 2020 [cited by applicant]
US 10757189B2 · Mallick et al. · 2020 [cited by applicant]
US 10764371B2 · Rao et al. · 2020 [cited by applicant]
US 10789006B1 · Gokam et al. · 2020 [cited by applicant]
US 10817181B2 · Mallick et al. · 2020 [cited by applicant]
US 10838648B2 · Sharma et al. · 2020 [cited by applicant]
US 10880217B2 · Mallick et al. · 2020 [cited by applicant]
US 10884935B1 · Doddaiah · 2021 [cited by applicant]
US 10911402B2 · Pusalkar et al. · 2021 [cited by applicant]
US 10936220B2 · Mallick et al. · 2021 [cited by applicant]
US 10949104B2 · Marappan et al. · 2021 [cited by applicant]
US 10996879B2 · Gokam · 2021 [cited by applicant]
US 11016699B2 · Anchi et al. · 2021 [cited by applicant]
US 11016783B2 · Rao et al. · 2021 [cited by applicant]
US 11093144B1 · Anchi et al. · 2021 [cited by applicant]
US 11093155B2 · Anchi et al. · 2021 [cited by applicant]
US 11106381B2 · Rao et al. · 2021 [cited by applicant]
US 11126363B2 · Tidke et al. · 2021 [cited by applicant]
US 11157203B2 · Gokam et al. · 2021 [cited by applicant]
US 11366590B2 · Mallick et al. · 2022 [cited by applicant]
US 11366771B2 · Smith et al. · 2022 [cited by applicant]
US 11385824B2 · Anchi et al. · 2022 [cited by applicant]
US 11449257B2 · Rao et al. · 2022 [cited by applicant]
US 20020023151A1 · Iwatani · 2002 [cited by applicant]
US 20020103923A1 · Cherian et al. · 2002 [cited by applicant]
US 20040010563A1 · Forte et al. · 2004 [cited by applicant]
US 20060026346A1 · Kadoiri et al. · 2006 [cited by applicant]
US 20060277383A1 · Hayden et al. · 2006 [cited by applicant]
US 20070174849A1 · Cheung et al. · 2007 [cited by applicant]
US 20080028163A1 · Woods et al. · 2008 [cited by applicant]
US 20080043973A1 · Lai et al. · 2008 [cited by applicant]
US 20080201458A1 · Sall · 2008 [cited by applicant]
US 20080301332A1 · Butler et al. · 2008 [cited by applicant]
US 20090259749A1 · Barrett et al. · 2009 [cited by applicant]
US 20100313063A1 · Venkataraja et al. · 2010 [cited by applicant]
US 20110197027A1 · Balasubramanian et al. · 2011 [cited by applicant]
US 20110296230A1 · Chen et al. · 2011 [cited by applicant]
US 20120102369A1 · Hiltunen et al. · 2012 [cited by applicant]
US 20120246345A1 · Contreras et al. · 2012 [cited by applicant]
US 20130117766A1 · Bax et al. · 2013 [cited by applicant]
US 20130339551A1 · Flanagan et al. · 2013 [cited by applicant]
US 20140105068A1 · Xu · 2014 [cited by applicant]
US 20150222705A1 · Stephens · 2015 [cited by applicant]
US 20150242134A1 · Takada et al. · 2015 [cited by applicant]
US 20150301970A1 · Armstead et al. · 2015 [cited by applicant]
US 20160006810A1 · Chiba · 2016 [cited by examiner]
US 20160092136A1 · Balakrishnan et al. · 2016 [cited by applicant]
US 20160117113A1 · Li et al. · 2016 [cited by applicant]
US 20160335003A1 · Ahmed et al. · 2016 [cited by applicant]
US 20170235507A1 · Sinha et al. · 2017 [cited by applicant]
US 20170277439A1 · Kalman · 2017 [cited by examiner]
US 20180004425A1 · Suzuki · 2018 [cited by examiner]
US 20180189635A1 · Olarig et al. · 2018 [cited by applicant]
US 20180253256A1 · Bharadwaj · 2018 [cited by applicant]
US 20180317101A1 · Koue · 2018 [cited by applicant]
US 20190095299A1 · Liu et al. · 2019 [cited by applicant]
US 20190108888A1 · Sarkar et al. · 2019 [cited by applicant]
US 20190334987A1 · Mallick et al. · 2019 [cited by applicant]
US 20200021653A1 · Rao et al. · 2020 [cited by applicant]
US 20200045109A1 · Hegde et al. · 2020 [cited by applicant]
US 20200097203A1 · Mallick et al. · 2020 [cited by applicant]
US 20200106698A1 · Rao et al. · 2020 [cited by applicant]
US 20200110552A1 · Kumar et al. · 2020 [cited by applicant]
US 20200112608A1 · Patel et al. · 2020 [cited by applicant]
US 20200192588A1 · Kumar et al. · 2020 [cited by applicant]
US 20200204475A1 · Mallick et al. · 2020 [cited by applicant]
US 20200204495A1 · Mallick et al. · 2020 [cited by applicant]
US 20200213274A1 · Pusalkar et al. · 2020 [cited by applicant]
US 20200241890A1 · Mallick et al. · 2020 [cited by applicant]
US 20200314218A1 · Kumar et al. · 2020 [cited by applicant]
US 20200348860A1 · Mallick et al. · 2020 [cited by applicant]
US 20200348861A1 · Marappan et al. · 2020 [cited by applicant]
US 20200348869A1 · Gokam · 2020 [cited by applicant]
US 20200349094A1 · Smith et al. · 2020 [cited by applicant]
US 20200363985A1 · Gokam et al. · 2020 [cited by applicant]
US 20200372401A1 · Mallick et al. · 2020 [cited by applicant]
US 20210019054A1 · Anchi et al. · 2021 [cited by applicant]
US 20210026551A1 · Tidke et al. · 2021 [cited by applicant]
US 20210026650A1 · Rao et al. · 2021 [cited by applicant]
US 20210109658A1 · Mallick et al. · 2021 [cited by applicant]
US 20210157502A1 · Rao et al. · 2021 [cited by applicant]
US 20210181965A1 · Anchi et al. · 2021 [cited by applicant]
US 20210255784A1 · Anchi et al. · 2021 [cited by applicant]
US 20210263665A1 · Rao et al. · 2021 [cited by applicant]
US 20210281404A1 · Kampanakis · 2021 [cited by examiner]
US 20220171559A1 · Anchi et al. · 2022 [cited by applicant]
US 20220179804A1 · Anchi et al. · 2022 [cited by applicant]
US 20220334725A1 · Mertes · 2022 [cited by examiner]
CN 103677927B · 2017 [cited by applicant]
EP 1117028A2 · 2001 [cited by applicant]
EP 2667569A1 · 2013 [cited by applicant]
International Search Report and Written Opinion of PCT/US2019/052549 dated Dec. 4, 2019, 13 pages. [cited by applicant]
International Search Report and Written Opinion of PCT/US2019/053204 dated Dec. 16, 2019, 40 pages. [cited by applicant]
International Search Report and Written Opinion of PCT/US2019/053473 dated Dec. 19, 2019, 16 pages. [cited by applicant]
International Search Report and Written Opinion of PCT/US2019/067144 dated May 4, 2020, 26 pages. [cited by applicant]
Kris Piepho, “Dell EMC SC Series Storage: Microsoft Multipath I/O,” Dell EMC Best Practices, Jan. 2017, 57 pages. [cited by applicant]
NVM Express, “NVM Express, Revision 1.3,” NVM Express, May 1, 2017, 282 pages. [cited by applicant]
VMware, “Multipathing Configuration for Software iSCSI Using Port Binding,” Technical White Paper, Apr. 25, 2012, 15 pages. [cited by applicant]
Dell EMC, “Dell EMC SC Series Storage: Microsoft Multipath I/O,” Dell EMC Engineering, Jun. 2017, 56 pages. [cited by applicant]
Dell EMC, “Dell EMC PowerPath Family: PowerPath and PowerPath/VE Multipathing,” Data Sheet, 2017, 3 pages. [cited by applicant]
EMC, “EMC PowerPath and PowerPath/VE Family for Windows,” Installation and Administration Guide, Oct. 2018, 102 pages. [cited by applicant]
EMC, “EMC Powerpath Load Balancing and Failover”, Comparison with native MPIO operating system solutions, Feb. 2011, 28 pages. [cited by applicant]
Dell EMC, “PowerMax OS,” Dell EMC PowerMax Family Product Guide, May 2019, 192 pages. [cited by applicant]
Dell EMC, “Dell EMC SC Series Storage and Microsoft Multipath I/O,” CML 1004, Jul. 2018, 36 pages. [cited by applicant]
VMware, Inc. “VMware VMFS Volume Management,” 2009, 8 pages. [cited by applicant]
Dell EMC, “Dell EMC Unity: Virtualization Integration,” Technical White Paper, Oct. 2019, 39 pages. [cited by applicant]
Dell EMC, “Dell EMC PowerMax: ISCSI Implementation for Dell EMC Storage Arrays Running PowerMaxOS,” Technical White Paper, Sep. 2019, 35 pages. [cited by applicant]
NVM Express, “NVM Express Base Specification, Revision 2.0a,” NVM Express, Jul. 23, 2021, 454 pages. [cited by applicant]
NVM Express, “NVM Express Base Specification, Revision 2.0b,” NVM Express, Jan. 6, 2022, 455 pages. [cited by applicant]
Dell Technologies, “Dell EMC Metro Node 7.0.1,” Product Guide, Jul. 2021, 33 pages. [cited by applicant]
Dell Technologies, “Asymmetric Logical Unit Access,” https://infohub.delltechnologies.com/l/dell-powervault-me5-series-vmware-vsphere-best-practices/asymmetric-logical-unit-access, Accessed Jan. 10, 2023, 1 page. [cited by applicant]
Dell Technologies, “NVMe Common Storage Elements,” https://infohub.delltechnologies.com/l/nvme-nvme-tcp-and-dell-smartfabric-storage-software-overview-ip-san-solution-primer-1/nvme-common-storage-elements, Accessed Jan.… [cited by applicant]
U.S. Appl. No. 18/100,895 filed in the name of Vinay G. Rao et al. Jan. 24, 2023, and entitled “Host Device Configured to Control Active-Standby Designations for Multiple Storage Systems Using Inter-System Response Time… [cited by applicant]