IP Library Granted Patent US 12,369,413
Granted Patent B2
US 12,369,413 · App. 18/354,859 · Granted Jul 22, 2025

Method for forming an image sensor

Inventors: Po-Chun Liu (Hsinchu, TW); Yung-Chang Chang (Taipei, TW); Eugene I-Chun Chen (Taipei, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H10F39/184H10F39/024H10F39/199H10F39/802H10F39/807H10F39/811H10F39/805H10F39/8063
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,369,413
App. No.
18/354,859
Granted
Jul 22, 2025
Kind
B2
Abstract

Various embodiments of the present disclosure are directed towards a method for forming an image sensor in which a device layer has high crystalline quality. According to some embodiments, a hard mask layer is deposited covering a substrate. A first etch is performed into the hard mask layer and the substrate to form a cavity. A second etch is performed to remove crystalline damage from the first etch and to laterally recess the substrate in the cavity so the hard mask layer overhangs the cavity. A sacrificial layer is formed lining cavity, a blanket ion implantation is performed into the substrate through the sacrificial layer, and the sacrificial layer is removed. An interlayer is epitaxially grown lining the cavity and having a top surface underlying the hard mask layer, and a device layer is epitaxially grown filling the cavity over the interlayer. A photodetector is formed in the device layer.

Claims (36)

1. An image sensor, comprising:

a semiconductor substrate;

a semiconductor device layer overlying the semiconductor substrate and inset into the semiconductor substrate;

a photodetector in the semiconductor device layer; and

an undoped semiconductor layer having a different bandgap than the semiconductor device layer and extending along a sidewall of the semiconductor device layer and a bottom surface of the semiconductor device layer.

2. The image sensor according to claim 1 , wherein the undoped semiconductor layer has a U-shaped profile.

3. The image sensor according to claim 1 , wherein the undoped semiconductor layer has a ring-shaped top geometry that surrounds the semiconductor device layer.

4. The image sensor according to claim 1 , wherein the undoped semiconductor layer has a bandgap that is more than a bandgap of the semiconductor device layer.

5. The image sensor according to claim 1 , further comprising:

a semiconductor cap layer covering the semiconductor device layer and having a different bandgap than the semiconductor device layer.

6. The image sensor according to claim 1 , wherein the undoped semiconductor layer directly contacts the semiconductor substrate and shares a semiconductor material with the semiconductor substrate.

7. An image sensor, comprising:

a semiconductor substrate;

a semiconductor device layer recessed into a top of the semiconductor substrate; and

a photodetector in the semiconductor device layer;

wherein the semiconductor substrate comprises a doped region, wherein the doped region extends along a sidewall of the semiconductor device layer and a bottom surface of the semiconductor device layer, and wherein the doped region is spaced from the semiconductor device layer and has a bottommost boundary that is closer to the bottom surface of the semiconductor device layer than to a bottom surface of the semiconductor substrate.

8. The image sensor according to claim 7 , further comprising:

a semiconductor interlayer separating the doped region from the semiconductor device layer.

9. The image sensor according to claim 7 , wherein the semiconductor substrate is silicon, and wherein the semiconductor device layer comprises germanium.

10. The image sensor according to claim 7 , wherein the semiconductor device layer and the semiconductor substrate have different coefficients of thermal expansion.

11. The image sensor according to claim 7 , wherein the doped region extends along the sidewall of the semiconductor device layer and the bottom surface of the semiconductor device layer as a layer having a substantially uniform thickness.

12. The image sensor according to claim 7 , wherein the semiconductor substrate further comprises an implant isolation region extending in a closed path around the semiconductor device layer, wherein the doped region has a sidewall boundary facing the implant isolation region in a direction away from the semiconductor device layer, and wherein the sidewall boundary is spaced from the implant isolation region.

13. The image sensor according to claim 7 , wherein the semiconductor substrate further comprises an implant isolation region extending in a closed path around the semiconductor device layer, and wherein the doped region further extends along a top surface of the semiconductor substrate, away from the semiconductor device layer, to cross the closed path of the implant isolation region.

14. An image sensor, comprising:

a semiconductor substrate;

a semiconductor device layer recessed into a top of the semiconductor substrate;

a semiconductor cap layer overlying the semiconductor device layer; and

a photodetector in the semiconductor device layer;

wherein the semiconductor substrate has a pair of semiconductor sidewalls facing the semiconductor device layer and respectively on opposite sides of the semiconductor device layer, and wherein a separation between the pair of semiconductor sidewalls is greater than a width of the semiconductor device layer.

15. The image sensor according to claim 14 , further comprising:

a semiconductor layer separating the semiconductor device layer from the pair of semiconductor sidewalls.

16. The image sensor according to claim 14 , wherein the semiconductor device layer has a higher absorption coefficient for infrared radiation than the semiconductor substrate.

17. The image sensor according to claim 14 , wherein the separation between the pair of semiconductor sidewalls is greater than a width of the semiconductor cap layer.

18. The image sensor according to claim 17 , wherein the semiconductor cap layer has a cap sidewall, which is laterally offset from and laterally between the pair of semiconductor sidewalls.

19. The image sensor according to claim 15 , wherein the semiconductor substrate is doped at the pair of semiconductor sidewalls, and wherein the semiconductor layer is undoped.

20. The image sensor according to claim 15 , wherein a top surface of the semiconductor layer is elevated relative to a top surface of the semiconductor substrate and is recessed relative to a top surface of the semiconductor cap layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2023
From: LIU, PO-CHUN; CHANG, YUNG-CHANG; CHEN, EUGENE I-CHUN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 064311/0751 →
Continuity (4)
Continuation 17843088 · Jun 17, 2022
Continuation 16897510 · Jun 10, 2020
Provisional Application 62908008 · Sep 30, 2019
Related Publication 20230369377A1 · Nov 16, 2023
References Cited (14)
US 10199423B2 · Ihara · 2019 [cited by examiner]
US 11393866B2 · Liu et al. · 2022 [cited by applicant]
US 20080073740A1 · Shibayama · 2008 [cited by applicant]
US 20120112255A1 · Kondo et al. · 2012 [cited by applicant]
US 20170069674A1 · Miyanami · 2017 [cited by applicant]
US 20190074312A1 · Yamakawa et al. · 2019 [cited by applicant]
US 20190341508A1 · Lee et al. · 2019 [cited by applicant]
US 20200152683A1 · Akiyama · 2020 [cited by examiner]
JP 2006222379A · 2006 [cited by applicant]
JP 2007129024A · 2007 [cited by applicant]
JP 2013020998A · 2013 [cited by examiner]
Notice of Allowance dated Mar. 4, 2022 for U.S. Appl. No. 16/897,510. [cited by applicant]
Non-Final Office Action dated Feb. 1, 2023 for U.S. Appl. No. 17/843,088. [cited by applicant]
Notice of Allowance dated Jun. 7, 2023 for U.S. Appl. No. 17/843,088. [cited by applicant]