IP Library › Granted Patent US 12,373,366
Granted Patent B2
US 12,373,366 · App. 17/582,797 · Granted Jul 29, 2025

Memory with on-module power management

Inventors: Chi-She Chen (Walnut, CA); Jeffrey C. Solomon (Irvine, CA); Scott H. Milton (Irvine, CA); Jayesh Bhakta (Cerritos, CA)
Assignee: NETLIST, INC.
G06F13/28G06F1/185G06F3/0613G06F3/0659G06F3/0685G06F12/0246G06F12/0638G06F13/1694G06F13/4027G06F13/4243G11C7/1072G11C14/0018G06F2212/205G06F2212/7208
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,373,366
App. No.
17/582,797
Granted
Jul 29, 2025
Kind
B2
Abstract

In certain embodiments, a memory module includes a printed circuit board (PCB) having an interface that couples it to a host system for provision of power, data, address and control signals. First, second, and third buck converters receive a pre-regulated input voltage and produce first, second and third regulated voltages. A converter circuit reduces the pre-regulated input voltage to provide a fourth regulated voltage. Synchronous dynamic random access memory (SDRAM) devices are coupled to one or more regulated voltages of the first, second, third and fourth regulated voltages, and a voltage monitor circuit monitors an input voltage and produces a signal in response to the input voltage having a voltage amplitude that is greater than a threshold voltage.

Claims (129)

1. A dual in-line memory module (DIMM) configured to fit into a memory slot connector of a system board of a computer system, the memory slot connector including a set of power conduits, a set of data conduits, and a set of address and control conduits, wherein data signals are transferred between the system board and the DIMM via the set of data conduits, and address and control signals are delivered from the system board to the DIMM via the set of address and control conduits, the DIMM comprising:

a printed circuit board (PCB) having edge connections configured to fit into the memory slot connector of the system board, the PCB including:

a first set of edge connections configured to be electrically connected to the set of power conduits and operable to deliver to the DIMM power from power rails of the system board via the set of power conduits, wherein the power delivered to the DIMM from the power rails of the system board is the only power received by the DIMM;

a second set of edge connections configured to be electrically connected to the set of data conduits, and

a third set of edge connections configured to be electrically connected to the set of address and control conduits,

a set of voltage supply lines electrically connected to the first set of edge connections and configured to receive the power delivered to the DIMM from the power rails of the system board by way of the memory slot connector of the system board and the first set of edge connections of the DIMM,

a set of data lines electrically connected to the second set of edge connections, and

a set of address and control lines electrically connected to the third set of edge connections;

a controller including a voltage monitor circuit and nonvolatile memory, the controller coupled to the PCB and to an input voltage supply line of the set of voltage supply lines, the voltage monitor circuit configured to: (i) monitor an input voltage supplied via the input voltage supply line; (ii) generate a trigger signal upon detecting a trigger condition; and (iii) transmit the trigger signal to at least one other portion of the controller, wherein the controller is configured to perform, in response to the trigger signal, a write operation to write data into the nonvolatile memory, and wherein the trigger condition occurs when the input voltage exceeds a first threshold voltage;

a set of components coupled to the PCB, the set of components including a plurality of double data rate (DDR) synchronous dynamic random access memory (SDRAM) devices coupled to the set of address and control lines and to the set of data lines, the DDR SDRAM devices being operable to receive or output data signals via the set of data lines based on address and control signals received from the system board via the set of address and control lines; and

first, second, third, and fourth converter circuits coupled to the PCB and to the input voltage supply line, and configured to receive power from the input voltage supply line and to deliver power via first, second, third, and fourth regulated voltage lines,

wherein the set of components includes:

a first component configured to receive power via at least the first regulated voltage line;

a second component configured to receive power via at least the second regulated voltage line;

a third component configured to receive power via at least the third regulated voltage line; and

a fourth component configured to receive power via at least the fourth regulated voltage line;

wherein each component of the set of components:

(i) is electrically connected to one or more of the first, second, third, and fourth regulated voltage lines; and

(ii) receives power only via the one or more of the first, second, third, and fourth regulated voltage lines,

wherein the plurality of DDR SDRAM devices includes:

a first group of at least five DDR SDRAM devices that are each connected to a first chip select line configured to electrically conduct a first chip select signal;

a second group of at least four DDR SDRAM devices that are each connected to a second chip select line configured to electrically conduct a second chip select signal;

wherein when power from the power rails of the system board is provided to the DIMM and each group of the first and second groups of DDR SDRAM devices is not in self-refresh mode:

the first group of DDR SDRAM devices is configured to be enabled, in response to the first chip select signal, to receive or output at least 40 1-bit DDR data signals in parallel via at least 40 data lines of the set of data lines independently of whether the second group of DDR SDRAM devices is enabled, in response to the second chip select signal, to receive or output an integer number of 1-bit DDR data signals in parallel via an integer number of data lines of the set of data lines;

the at least 40 1-bit DDR data signals include at least 32 1-bit wide DDR data signals and at least eight 1-bit DDR error-correcting code (ECC) data signals; and

wherein the sum of the at least 40 data lines and the integer number of data lines equals a total number of data conduits of the set of data conduits of the memory slot connector, and the total number of data conduits is at least 72 data conduits.

2. The DIMM of claim 1 , wherein the controller further includes:

a data storage element configured to store a plurality of data bits and a logic element coupled to the nonvolatile memory and the data storage element and configured to electrically communicate with the nonvolatile memory and the data storage element, and wherein the write operation conducted by the controller in response to the trigger signal includes:

a first write operation to write a first set of data bits into a first portion of the data storage element;

a second write operation to write a second set of data bits into a second portion of the data storage element; and subsequently

a third write operation to write a third set of data bits from the data storage element into the nonvolatile memory, wherein the third set of data bits includes the first and second sets of data bits written during the first and second write operations.

3. The DIMM of claim 2 , wherein, prior to performing the third write operation, the logic element is configured to generate the third set of data bits based on a combination of the first and second sets of data bits written during the first and second write operations.

4. The DIMM of claim 2 , wherein, prior to performing the third write operation, the logic element is configured to generate the third set of data bits based on groups of data bits stored in the data storage element including the first and second sets of data bits written during the first and second write operations.

5. The DIMM of claim 2 , wherein, prior to performing the third write operation, the logic element is configured to perform, in response to the detected trigger signal, a plurality of read operations to read the first and second sets of data bits from the first and second portions of the data storage element, respectively, and to generate the third set of data bits based on the read first and second sets of data bits.

6. The DIMM of claim 2 , wherein, prior to performing the third write operation, the logic element is configured to perform, in response to the detected trigger signal, a read operation to read the first and second sets of data bits from the first and second portions of the data storage element, respectively, and to generate the third set of data bits based on the read first and second sets of data bits.

7. The DIMM of claim 2 , wherein, prior to performing the first and second write operations, the logic element is configured to perform, in response to the detected trigger signal, one or more read operations.

8. The DIMM of claim 7 , wherein the logic element is configured to perform a first read operation of the one or more read operations by reading the first and second sets of data bits from the first and second groups of DDR SDRAM devices, respectively.

9. The DIMM of claim 2 , wherein the third write operation comprises a transfer of the third set of data bits from the data storage element to the nonvolatile memory via a first connection, and wherein the first and second write operations comprise a transfer of the first and second sets of data bits into the data storage element via a second connection.

10. The DIMM of claim 2 , wherein the data storage element is a buffer configured to store a plurality of data bits or a First-In First-Out (FIFO) buffer configured to store the plurality of data bits.

11. The DIMM of claim 1 , wherein when power is provided to the DIMM from the power rails of the system board the voltage monitor circuit compares the input voltage to a plurality of threshold voltages including the first threshold voltage and a second threshold voltage.

12. The DIMM of claim 1 , wherein the second component is further connected to the first regulated voltage line and is powered by the first and second regulated voltages when power from the power rails of the system board is provided to the DIMM.

13. The DIMM of claim 12 , wherein, when power from the power rails of the system board is provided to the DIMM, an additional trigger condition occurs when the input voltage is above the first threshold and below the second threshold; and

wherein, in response to the additional trigger condition, the voltage monitor circuit is further configured to generate and transmit a second trigger signal.

14. The DIMM of claim 1 , wherein, when power from the power rails of the system board is provided to the DIMM, the nonvolatile memory is not powered using the first regulated voltage.

15. The DIMM of claim 1 , wherein each of the first, second, and third converter circuits is a buck converter, and the fourth converter circuit is a voltage reducing circuit.

16. A dual in-line memory module (DIMM) configured to fit into a memory slot connector of a system board of a computer system, the memory slot connector including a set of power conduits, a set of data conduits, and a set of address and control conduits, wherein data signals are transferred between the system board and the DIMM via the set of data conduits, and address and control signals are delivered from the system board to the DIMM via the set of address and control conduits, the DIMM comprising:

a printed circuit board (PCB) having edge connections configured to fit into the memory slot connector of the system board, the PCB including:

a first set of edge connections configured to be electrically connected to the set of power conduits and operable to deliver the DIMM power from the power rails of the system board via the set of power conduits, wherein the power delivered to the DIMM from the power rails of the system board is the only power received by the DIMM,

a second set of edge connections configured to be electrically connected to the set of data conduits,

a third set of edge connections configured to be electrically connected to the set of address and control conduits,

a set of voltage supply lines electrically connected to the first set of edge connections and configured to receive the power delivered to the DIMM from the power rails of the system board by way of the memory slot connector of the system board and the first set of edge connections of the DIMM,

a set of data lines electrically connected to the second set of edge connections, and

a set of address and control lines electrically connected to the third set of edge connections;

a controller including a voltage monitor circuit and a data storage element configured to store a plurality of data bits, the controller coupled to the PCB and to an input voltage supply line of the set of voltage supply lines, the voltage monitor circuit configured to:

(i) monitor an input voltage supplied via the input voltage supply line;

(ii) generate a trigger signal upon detecting a trigger condition; and

(iii) transmit the trigger signal to at least one other portion of the controller,

wherein, in response to the detected trigger condition, the controller is configured to periodically perform, at regular intervals of time, a plurality of write operations, including a first write operation to write a first set of data bits into a first portion of the data storage element;

a set of components coupled to the PCB, the set of components including a plurality of double data rate (DDR) synchronous dynamic random access memory (SDRAM) devices coupled to the set of address and control lines and to the set of data lines, the DDR SDRAM devices being operable to receive or output data signals via the set of data lines based on address and control signals received from the system board via the set of address and control lines; and

first, second, third, and fourth converters coupled to the PCB and to the input voltage supply line and configured to receive power from the input voltage supply line and to deliver power via first, second, third, and fourth regulated voltage lines,

wherein the set of components includes:

a first component configured to receive power via the first regulated voltage line;

a second component configured to receive power via the second regulated voltage line;

a third component configured to receive power via the third regulated voltage line; and

a fourth component configured to receive power via the fourth regulated voltage line;

wherein each component of the set of components:

(i) is electrically connected to one or more of the first, second, third, and fourth regulated voltage lines;

(ii) receives power only via the one or more of the first, second, third, and fourth regulated voltage lines, and

wherein the plurality of DDR SDRAM devices includes:

a first group of at least five DDR SDRAM devices that are each connected to a first chip select line configured to electrically conduct a first chip select signal;

a second group of at least four DDR SDRAM devices that are each connected to a second chip select line configured to electrically conduct a second chip select signal;

wherein when power from the power rails of the system board is provided to the DIMM and each group of the first and second groups of DDR SDRAM devices is not in self-refresh mode:

the first group of DDR SDRAM packages is configured to be enabled, in response to the first chip select signal, to receive or output at least 40 1-bit DDR data signals in parallel via at least 40 data lines of the set of data lines independently of whether the second group of DDR SDRAM packages is enabled, in response to the second chip select signal, to receive or output an integer number of 1-bit DDR data signals in parallel via an integer number of data lines of the set of data lines; and

the at least 40 1-bit DDR data signals include 32 1-bit DDR data signals and eight 1-bit DDR error-correcting code (ECC) data signals; and

wherein the sum of the at least 40 data lines and the integer number of data lines matches a total number of data conduits of the set of data conduits of the memory slot connector, and the total number of data conduits is at least 72 data conduits.

17. The DIMM of claim 16 , wherein the controller further includes a nonvolatile memory and a logic element, the logic element coupled to the nonvolatile memory and the data storage element and configured to electrically communicate with the nonvolatile memory and the data storage element.

18. The DIMM of claim 17 , wherein the logic element is configured to perform a second write operation to write a second set of data bits into a second portion of the data storage element.

19. The DIMM of claim 18 , wherein the plurality of write operations further includes a third write operation subsequent to the first and second write operations to write a third set of data bits from the data storage element into the nonvolatile memory, wherein the third set of data bits includes the first and second set of data bits written during the first and second write operations, and wherein, in response to the detected trigger condition, the logic element is configured to periodically perform every millisecond all of the first and second write operations followed by the third write operation.

20. The DIMM of claim 19 , wherein, prior to performing the third write operation, the logic element is configured to perform, in response to the detected trigger condition, periodically at regular intervals of time one or more read operations to read the first and second sets of data bits from the first and second portions of the data storage element, respectively, and to generate the third set of data bits based on the read first and second sets of data bits.

21. The DIMM of claim 19 , wherein the logic element is configured to perform the third write operation by writing the third set of data bits from the data storage element into the nonvolatile memory, and wherein the third set of data bits includes the first and second sets of data bits written during the first and second write operations.

22. The DIMM of claim 19 , wherein, prior to performing the third write operation, the logic element is configured to generate the third set of data bits based on the groups of data bits stored in the data storage element.

23. The DIMM of claim 19 , wherein the third write operation comprises a transfer of the first and second set of data bits from the data storage element to the nonvolatile memory via a first connection, and wherein the first and second write operations comprise a transfer of the first and second set of data bits into the data storage element via a second connection.

24. The DIMM of claim 18 , wherein, prior to performing the first and second write operations, the logic element is configured to perform, in response to the detected trigger condition, periodically at regular intervals of time one or more read operations to read the first and second sets of data bits from the first and second groups of DDR SDRAM devices, respectively.

25. The DIMM of claim 16 , wherein, when power is provided to the DIMM from the power rails of the system board, the nonvolatile memory is not powered using the first regulated voltage.

26. The DIMM of claim 16 , wherein when power is provided to the DIMM from the power rails of the system board the voltage monitor circuit compares the input voltage to a plurality of threshold voltages including a first threshold voltage and a second threshold voltage.

27. The DIMM of claim 26 , wherein when power is provided to the DIMM from the power rails of the system board the trigger condition occurs when the input voltage goes above a specified operating voltage.

28. The DIMM of claim 26 , wherein when power is provided to the DIMM from the power rails of the system board, an additional trigger condition occurs when the input voltage is above the first threshold and below the second threshold; and

wherein, in response to the additional trigger condition, the voltage monitor circuit is further configured to generate and transmit a second trigger signal.

29. A dual in-line memory module (DIMM) configured to fit into a memory slot connector of a system board of a computer system, the memory slot connector including a set of power conduits, a set of data conduits, and a set of address and control conduits, wherein data signals are transferred between the system board and the DIMM via the set of data conduits, and address and control signals are delivered from the system board to the DIMM via the set of address and control conduits, the DIMM comprising:

a printed circuit board (PCB) having edge connections configured to fit into the memory slot connector, the PCB including:

a first set of edge connections configured to be electrically connected to the set of power conduits and operable to deliver to the DIMM power from the power rails of the system board via the set of power conduits, wherein the power delivered to the DIMM from the power rails of the system board is the only power received by the DIMM,

a second set of edge connections configured to be electrically connected to the set of data conduits,

a third set of edge connections configured to be electrically connected to the set of address and control conduits,

a set of voltage supply lines electrically connected to the first set of edge connections and configured to receive the power delivered to the DIMM from the power rails of the system board by way of the memory slot connector of the system board and the first set of edge connections of the DIMM,

a set of data lines electrically connected to the second set of edge connections, and

a set of address and control lines electrically connected to the third set of edge connections, wherein the set of data lines are electrically coupled to respective edge connections of the second set of edge connection, wherein each data line of the set of data lines is configured to electrically conduct a 1-bit DDR data signal;

a controller including a voltage monitor circuit and a data storage element configured to store a plurality of data bits, the controller coupled to the PCB and an input voltage supply line of the set of voltage supply lines, the voltage monitor circuit configured to:

(i) monitor an input voltage supplied via the input voltage supply line;

(ii) generate a trigger signal upon detecting a trigger condition; and

(iii) transmit the trigger signal to at least one other portion of the controller,

wherein the controller is configured to perform, in response to the trigger signal,

one or more write operations to write data into the data storage element;

a set of components coupled to the PCB, the set of components including a plurality of double data rate (DDR) synchronous dynamic random access memory (SDRAM) devices coupled to the set of address and control lines and to the set of data lines, the DDR SDRAM devices being operable to receive or output data signals via the set of data lines based on address and control signals received from the system board via the set of address and control lines; and

first, second, third, and fourth converter circuits coupled to the PCB and to the input voltage supply line and configured to receive power from the input voltage supply line and to deliver power via first, second, third, and fourth regulated voltage lines,

wherein the set of components includes:

a first component configured to receive power via the first regulated voltage line;

a second component configured to receive power via the second regulated voltage line;

a third component configured to receive power via the third regulated voltage line; and

a fourth component configured to receive power via the fourth regulated voltage line;

wherein each component of the set of components:

(i) is electrically connected to one or more of the first, second, third, and fourth regulated voltage lines; and

(ii) receives power only via the one or more of the first, second, third, and fourth regulated voltage lines;

wherein the plurality of DDR SDRAM devices includes:

a first group of at least five DDR SDRAM devices that are each connected to a first chip select line configured to electrically conduct a first chip select signal; and

a second group of at least four DDR SDRAM devices that are each connected to a second chip select line configured to electrically conduct a second chip select signal, and

wherein when power from the power rails of the system board is provided to the DIMM and each group of the first and second groups of DDR SDRAM devices is not in self-refresh mode:

the first group of DDR SDRAM devices is configured to be enabled, in response to the first chip select signal, to receive or output at least 40 1-bit DDR data signals in parallel via at least 40 data lines of the set of data lines independently of whether the second group of DDR SDRAM devices is enabled, in response to the second chip select signal, to receive or output an integer number of 1-bit DDR data signals in parallel via an integer number of data lines of the set of data lines; and

the at least 40 1-bit DDR data signals include 32 1-bit DDR data signals and eight 1-bit DDR error-correcting code (ECC) data signals; and

wherein the sum of the at least 40 data lines and the integer number of data lines matches a total number of data conduits of the set of data conduits of the memory slot connector, and the total number of data conduits is at least 72 data conduits.

30. The DIMM of claim 29 , wherein, when power is provided to the DIMM from the power rails of the system board, the nonvolatile memory is not powered using the first regulated voltage.

31. The DIMM of claim 29 , wherein when power is provided to the DIMM from the power rails of the system board, the nonvolatile memory is not powered using the first regulated voltage.

32. The DIMM of claim 29 , when power is provided to the DIMM from the power rails of the system board the voltage monitor circuit compares the input voltage to a plurality of threshold voltages including a first threshold voltage and a second threshold voltage.

33. The DIMM of claim 32 , wherein when power is provided to the DIMM from the power rails of the system board the trigger condition occurs when the input voltage goes above a specified operating voltage.

34. The DIMM of claim 32 , wherein, when power is provided to the DIMM from the power rails of the system board, an additional trigger condition occurs when the input voltage is above the first threshold and below the second threshold; and

wherein, in response to the additional trigger condition, the voltage monitor circuit is further configured to generate and transmit a second trigger signal.

35. The DIMM of claim 29 , wherein the controller further includes a logic element coupled to the nonvolatile memory and the data storage element and configured to electrically communicate with the nonvolatile memory and the data storage element, and the one or more write operations include a first write operation to write a first set of data bits into a first portion of the data storage element and a second write operation to wire a second set of data bits into a second portion of the data storage element.

36. The DIMM of claim 35 , wherein the logic element is configured to perform a third write operation subsequent to the first and second write operations by writing a third set of data bits from the data storage element into the nonvolatile memory, and wherein the third set of data bits includes the first and second set of data bits written during the first and second write operations.

37. The DIMM of claim 35 , wherein the logic element is configured to perform, prior to the first and second write operations, first and second read operations by reading the first and second sets of data bits from the first and second groups of DDR SDRAM devices, respectively.

38. The DIMM of claim 29 , wherein each of the first, second, and third converter circuits is a buck converter.

Continuity (11)
Continuation 17328019 · May 24, 2021
Continuation 17138766 · Dec 30, 2020
Continuation 15934416 · Mar 23, 2018
Continuation 14840865 · Aug 31, 2015
Continuation 14489269 · Sep 17, 2014
Continuation 13559476 · Jul 26, 2012
Continuation In Part 12240916 · Sep 29, 2008
Continuation 12131873 · Jun 2, 2008
Provisional Application 61512871 · Jul 28, 2011
Provisional Application 60941586 · Jun 1, 2007
Related Publication 20220222191A1 · Jul 14, 2022
References Cited (213)
US 5272677A · Yamamura · 1993 [cited by applicant]
US 5563838A · Mart et al. · 1996 [cited by applicant]
US 5563839A · Herdt et al. · 1996 [cited by applicant]
US 5630096A · Zuravleff et al. · 1997 [cited by applicant]
US 5675467A · Nishimura et al. · 1997 [cited by applicant]
US 5831421A · Taira et al. · 1998 [cited by applicant]
US 6031762A · Saitoh · 2000 [cited by applicant]
US 6067241A · Lu · 2000 [cited by applicant]
US 6351827B1 · Co et al. · 2002 [cited by applicant]
US 6418065B2 · Sato et al. · 2002 [cited by applicant]
US 6434044B1 · Gongwer et al. · 2002 [cited by applicant]
US 6493282B2 · Iida et al. · 2002 [cited by applicant]
US 6556475B2 · Yamazaki et al. · 2003 [cited by applicant]
US 6693840B2 · Shimada et al. · 2004 [cited by applicant]
US 6798709B2 · Sim et al. · 2004 [cited by applicant]
US 6856556B1 · Hajeck · 2005 [cited by examiner]
US 6889335B2 · Hargis et al. · 2005 [cited by applicant]
US 7016249B2 · Ross · 2006 [cited by applicant]
US 7023187B2 · Shearon et al. · 2006 [cited by applicant]
US 7034569B1 · Balasubramanian et al. · 2006 [cited by applicant]
US 7061214B2 · Mayega et al. · 2006 [cited by applicant]
US 7061821B2 · Coteus et al. · 2006 [cited by applicant]
US 7117334B2 · Almeida et al. · 2006 [cited by applicant]
US 7127622B2 · Schnepper · 2006 [cited by applicant]
US 7161820B2 · Funaba et al. · 2007 [cited by applicant]
US 7166934B2 · Dewey · 2007 [cited by applicant]
US 7221617B2 · Flach et al. · 2007 [cited by applicant]
US 7224595B2 · Dreps et al. · 2007 [cited by applicant]
US 7269764B2 · Dart et al. · 2007 [cited by applicant]
US 7280417B2 · Choi et al. · 2007 [cited by applicant]
US 7426649B2 · Brittain et al. · 2008 [cited by applicant]
US 7495943B2 · Takemura et al. · 2009 [cited by applicant]
US 7587559B2 · Brittain et al. · 2009 [cited by applicant]
US 7613880B2 · Miura et al. · 2009 [cited by applicant]
US 7619912B2 · Bhakta et al. · 2009 [cited by applicant]
US 7644216B2 · Fahr et al. · 2010 [cited by applicant]
US 7656735B2 · Kagan et al. · 2010 [cited by applicant]
US 7679967B2 · Chung et al. · 2010 [cited by applicant]
US 7692938B2 · Petter · 2010 [cited by applicant]
US 7702928B2 · Schumacher et al. · 2010 [cited by applicant]
US 7719866B2 · Boldo · 2010 [cited by applicant]
US 7721130B2 · Prete et al. · 2010 [cited by applicant]
US 7724604B2 · Amidi · 2010 [cited by examiner]
US 7779285B2 · Doblar et al. · 2010 [cited by applicant]
US 8089795B2 · Rajan et al. · 2012 [cited by applicant]
US 8301833B1 · Chen et al. · 2012 [cited by applicant]
US 8874831B2 · Lee et al. · 2014 [cited by applicant]
US 9158684B2 · Lee et al. · 2015 [cited by applicant]
US 9858218B1 · Lee · 2018 [cited by applicant]
US 9928186B2 · Lee et al. · 2018 [cited by applicant]
US 10217523B1 · Lee et al. · 2019 [cited by applicant]
US 10474595B2 · Lee · 2019 [cited by applicant]
US 10672458B1 · Shaeffer et al. · 2020 [cited by applicant]
US 10860506B2 · Lee et al. · 2020 [cited by applicant]
US 10949339B2 · Lee et al. · 2021 [cited by applicant]
US 11016918B2 · Chen et al. · 2021 [cited by applicant]
US 11232054B2 · Chen et al. · 2022 [cited by applicant]
US 20060080515A1 · Spiers · 2006 [cited by examiner]
US 20060136765A1 · Poisner et al. · 2006 [cited by applicant]
US 20060174140A1 · Harris · 2006 [cited by examiner]
US 20060294437A1 · Washburn et al. · 2006 [cited by applicant]
US 20070136523A1 · Bonella · 2007 [cited by examiner]
US 20080101147A1 · Amidi · 2008 [cited by applicant]
US 20080126624A1 · Prete · 2008 [cited by examiner]
US 20080238536A1 · Hayashi et al. · 2008 [cited by applicant]
US 20080307240A1 · Dahan et al. · 2008 [cited by applicant]
US 20090020608A1 · Bennett et al. · 2009 [cited by applicant]
US 20090027844A1 · Chen et al. · 2009 [cited by applicant]
US 20090034354A1 · Resnick · 2009 [cited by applicant]
US 20100110748A1 · Best · 2010 [cited by applicant]
US 20100205470A1 · Moshayedi et al. · 2010 [cited by applicant]
US 20100257304A1 · Rajan et al. · 2010 [cited by applicant]
US 20120271990A1 · Chen · 2012 [cited by examiner]
US 20190004985A1 · Lee et al. · 2019 [cited by applicant]
EP 0744748B1 · 2000 [cited by applicant]
EP 0908892B1 · 2005 [cited by applicant]
JP 934806A · 1997 [cited by applicant]
JP 2001318741A · 2001 [cited by applicant]
JP 2001357669A · 2001 [cited by applicant]
JP 3707888B2 · 2005 [cited by applicant]
JP 2006268419A · 2006 [cited by applicant]
KR 1020050073902A · 2005 [cited by applicant]
WO 0137090A1 · 2001 [cited by applicant]
WO 2005066968A1 · 2005 [cited by applicant]
Jedec Standard, Fbdimm, Advanced Memory Buffer (AMB), JES82-20 Jedec Solid State Technology Association , Mar. 2007, 190 pages. [cited by examiner]
Jedec Standard, Fbdimm Specification, DDR2 Sdram Fully Buffered Dimm (FBDIMM) Design Specification,, JESD205, Jedec Solid State Technology Association, Mar. 2007, 129 pages. [cited by examiner]
Exhibits to Defendant's Second Amended Answer, Document 58-8, Case 1:21-cv-01453, filed Nov. 1, 2022. [cited by applicant]
IPR2022-000063, Decision Granting Inter Partes Review of U.S. Pat. No. 10,217,523, entered May 5, 2022. [cited by applicant]
Micron's Preliminary Identivicaiton of Proposed Claim Constructions in Civil Action Nos. 6:21-cv-00431-ADA and 6:21-cv-00430-ADA, IPR2022-00418 Exhibit 1013, filed in IPR on Jan. 14, 2022. [cited by applicant]
Petition for Inter Partes Review of U.S. Pat. No. 11,016,918, IPR No. IPR2023-00406, 151 pages, filed Jan. 6, 2023. [cited by applicant]
Petition for Inter Partes Review of U.S. Pat. No. 11,232,054, IPR No. IPR2023-00405, 147 pages, filed Jan. 6, 2023. [cited by applicant]
Decision Granting Institution of Inter Partes Review and Granting Motion for Joinder for U.S. Pat. No. 11,016,918, IPR No. IPR2023-00406, 7 pages, entered Jun. 23, 2023. [cited by applicant]
Decision Granting Institution of Inter Partes Review and Granting Motion for Joinder for U.S. Pat. No. 11,232,054, IPR No. IPR2023-00405, 7 pages, entered Jun. 23, 2023. [cited by applicant]
Decision of Final Written Decision Determining All Challenged Claims Unpatentable Dismissing Petitioner's Motion to Exclude for U.S. Pat. No. 11,016,918, IPR No. IPR2022-00996, 91 pages, entered Dec. 6, 2023. [cited by applicant]
Decision of Final Written Decision Determining All Challenged Claims Unpatentable Dismissing Petitioner's Motion to Exclude for U.S. Pat. No. 11,232,054, IPR No. IPR2022-00999, 80 pages, entered Dec. 5, 2023. [cited by applicant]
Machine Translation of KR 10-2005-0073902 A, published Jul. 18, 2005, 7 pages. [cited by applicant]
Renesas, ISL6537 ACPI Regulator/Controller for Dual Channel DDR Memory Systems Data Sheet, Rev 6.00, 16 pages, Jul. 18, 2007. [cited by applicant]
Intersil, ISL6532B ACPI Regulator/Controller for Dual Channel DDR Memory Systems Data Sheet, 16 pages, Jul. 2004. [cited by applicant]
Freescale Semiconductor, Hardware and Layout Design Considerations for DDR Memory Interfaces, Rev. 6, NXP, 48 pages, Apr. 2007. [cited by applicant]
Plessl and Platzner, TKDM—A Reconfigurable Co-processor in a PC's Memory Slot, Swiss Federal Institute of Technology, Jan. 15, 2004, 8 pages. [cited by applicant]
Renesas, ISL6534 Dual PWM with Linear Data Sheet, Rev 2.00, 29 pages, Nov. 18, 2005. [cited by applicant]
Maxim Integrated, DC-DC Converter Tutorial, APP 2031, 14 pages, Nov. 29, 2001. [cited by applicant]
Exhibit 2014, Qimonda, Internet Data Sheet, Rev. 1.25, Jun. 2007, 24 pages. [cited by applicant]
Exhibit 2015, Siemens, 3.3V 2M x 64/72-Bit 1 Bank Sdram Module, HYS64/72V2200GU-8/-10, 3.3V 4M x 64/72-Bit 2 Bank SDRAM Module, HYS64/72V4200GU-8/-10, 168 pin unbuffered DIMM Modules, downloaded from www.datasheetcatalo… [cited by applicant]
Exhibit 2016, PCI Bus Variation—Technology Note, copyright 2006 by Euresys, 9 pages. [cited by applicant]
Exhibit 2017, Qimonda, Internet Data Sheet, Rev. 1.42, Sep. 2007, 27 pages. [cited by applicant]
Exhibit 2018, Transcend, Product Support, What is the difference between SDRAM, DDR1, DDR2, DDR3 and DDR4?, available online at https://www.transcend-info.com/support/faq-296#:˜: text=DDR3's prefetch buffer width is, ac… [cited by applicant]
Exhibit 2021, Texas Instruments: Application Report, Low Dropout Operation in a Buck Converter, SLUA928A—Dec. 2018—revised Mar. 2019, 18 pages. [cited by applicant]
Exhibit 2022, Electronic Design, Simple Soft-Start Circuitry Provides Long Startup Times, available online at http://electronicdesign.com/power/simple-soft-start-circuitry-provides-long-startup-times, published Jun. 22,… [cited by applicant]
Exhibit 2024, SCHMID, Understanding Hard Drive Performance, available online at https://www.tomshardware.com/reviews/understanding-hard-drive-performance, 1557-5.html, downloaded Aug. 15, 2022, published Mar. 5, 2007, 1… [cited by applicant]
Exhibit 2025, Micron, SDR SDRAM, MT48LC64M4A2—16 Meg x 4 x 4 Banks, MT48LC32M8A2-8 Meg x 8 x 4 Banks, MT48LC16M16A2-4 Meg x 16 x 4 Banks, copyright 1999 by Micron Technology, Inc., 94 pages. [cited by applicant]
Exhibit 2026, Micron, Sdr Sdram, MT48LC16M4A2-4 Meg x 4 x 4 Banks, MT48LC8M8A2-2 Meg x 8 x 4 Banks, MT48LC4M16A2-1 Meg x 16 x 4 Banks, copyright 1999 by Micron Technology, Inc., 84 pages. [cited by applicant]
Exhibit 2027, Transcend, DDR2 SO-DIMM, copyright 2012 by Transcend, 3 pages. [cited by applicant]
Exhibit 2028, Micron Technical Note: DDR3 Point-to-Point Design Support, copyright 2013 by Micron Technology, Inc., 27 pages. [cited by applicant]
Exhibit 2030, IPR 2022-00996 and IPR 2022-00999, Videoconference Deposition of Andrew Wolfe, Ph.D. regarding U.S. Pat. Nos. 11,016,918 and 11,232,054, 311 pages, dated Mar. 16, 2023. [cited by applicant]
Exhibit 2031, IPR 2022-00996, Declaration of Dr. Andrew Wolfe regarding U.S. Pat. No. 11,016,918, 452 pages, executed on May 16, 2022. [cited by applicant]
Exhibit 2032, Claim Construction Order, filed Dec. 14, 2022, 35 pages. [cited by applicant]
Exhibit 2033, Defendants' Objections to Claim Construction Memorandum Order, filed Dec. 29, 2022, 11 pages. [cited by applicant]
Exhibit 2043, Samsung Unveils New Power Management Solutions for DDR5 Modules, May 18, 2021, 6 pages. [cited by applicant]
Exhibit 2044, Micron, DDR2 Sdram Rdimm, MT9HTF3272Y—256MB, MT9HTF6472PY—512MB, MT9HTF12872PY—1GB, copyright 2003 by Micron Technology, Inc., 23 pages. [cited by applicant]
Exhibit 2046, JEDEC Standard No. 21C, p. 4.20.11-1, PC2-6400/PC2-5300/PC2-4200/PC2-3200, DDR2 Unbuffered SO-DIMM, Reference Design Specification, Revision 2.5, Jul. 2008, 60 pages. [cited by applicant]
Exhibit 2048, Micron, DDR2 Sdram Fbdimm, MT18HTF12872FD—1GB, MT18HTF25672FD—2GB, copyright 2005 by Micron Technology, Inc., 39 pages. [cited by applicant]
Exhibit 2056, IPR 2022-00615, Remote Videotaped Deposition by Virtual Zoom of Andrew Wolfe, Ph.D. regarding U.S. Pat. No. 7,619,912, 297 pages, dated Jan. 4, 2023. [cited by applicant]
Exhibit 2057, Micron Technical Brief: Micron DDR5: Key Module Features, DDR4 vs. DDR5 Dimm, copyright 2020 by Micron Technology, Inc., 7 pages. [cited by applicant]
Exhibit 2063, Netlist, Demonstrative Exhibit for IPR 2022-00996 and IPR 2022-00999, filed Sep. 6, 2023, 180 pages. [cited by applicant]
Exhibit 2102, Lee et al., PCI Express Power and Mini Card Solutions—Design Note 346, Linear Technology—Design Notes, copyright 2004 by Linear Technology Corporation, 2 pages. [cited by applicant]
Paper 1, IPR 2022-00996, Petition for Inter Partes Review of U.S. Pat. No. 11,016,918, filed May 17, 2022, 151 pages. [cited by applicant]
Paper 1, IPR 2022-00999, Petition for Inter Partes Review of U.S. Pat. No. 11,232,054, filed May 17, 2022, 149 pages. [cited by applicant]
Paper 7, IPR 2022-00996, Patent Owner Preliminary Response, filed Sep. 9, 2022, 85 pages. [cited by applicant]
Paper 7, IPR 2022-00999, Patent Owner Preliminary Response, filed Sep. 8, 2022, 82 pages. [cited by applicant]
Paper 10, IPR 2022-00996, Decision - Granting Institution of Inter Partes Review, dated Dec. 7, 2022, 56 pages. [cited by applicant]
Paper 21, IPR 2022-00996, Patent Owner Response, filed Mar. 28, 2023, 91 pages. [cited by applicant]
Paper 22, IPR 2022-00999, Patent Owner Response, filed Mar. 28, 2023, 90 pages. [cited by applicant]
Paper 26, IPR 2022-00999, Petitioner's Reply to Patent Owner's Response, filed Jun. 20, 2023, 57 pages. [cited by applicant]
Paper 31, IPR 2022-00996, Patent Owner's Sur-Reply, filed Aug. 4, 2023, 48 pages. [cited by applicant]
Paper 33, IPR 2022-00999, Patent Owner's Sur-Reply, filed Aug. 4, 2023, 48 pages. [cited by applicant]
Transcript, Day 2 (redacted), Trial on the Merits, [cited by applicant]
Transcript, Day 4 (redacted), Trial on the Merits, [cited by applicant]
Exhibit 1003, IPR 2022-00999, Declaration of Dr. Andrew Wolfe regarding U.S. Pat. No. 11,232,054, 431 pages, executed on May 16, 2022. [cited by applicant]
Exhibit 1015, IPR 2014-00994, Decision—Denying Institution of Inter Partes Review, issued Dec. 16, 2014, 16 pages. [cited by applicant]
Exhibit 1016, Corrected Petition for Inter Partes Review of U.S. Pat. No. 8,301,833, filed Sep. 22, 2014, 67 pages. [cited by applicant]
Exhibit 1017, IPR 2014-01370, Decision—Denying Institution of Inter Partes Review, issued Mar. 13, 2015, 19 pages. [cited by applicant]
Exhibit 1019, IPR 2017-00649, Decision—Denying Institution of Inter Partes Review, issued Jul. 24, 2017, 17 pages. [cited by applicant]
Exhibit 1020, Petition for Inter Partes Review of U.S. Pat. No. 8,874,831, filed Jan. 17, 2017, 78 pages. [cited by applicant]
Exhibit 1021, IPR 2017-00692, Final Written Decision, issued Jul. 5, 2018, 42 pages. [cited by applicant]
Exhibit 1022, Petition for Inter Partes Review of U.S. Pat. No. 8,301,833, filed Jan. 14, 2022, 76 pages. [cited by applicant]
Exhibit 1026, JEDEC Standard, DDR2 Sdram Specification, JESD79-2B (Revision of JESD7-2A), Jedec Solid State Technology Association, Jan. 2005, 113 pages. [cited by applicant]
Exhibit 1027, JEDEC Standard, Fbdimm: Advanced Memory Buffer (AMB), JESD82-20, Jedec Solid State Technology Association, Mar. 2007, 190 pages. [cited by applicant]
Exhibit 1028, Jedec Standard, Fbdimm Specification: DDR2 SDRAM Fully Buffered, Dimm (FBDIMM) Design Specification, JESD205, JEDEC Solid State Technology Association, Mar. 2007, 129 pages. [cited by applicant]
Exhibit 1031, PCI Local Bus Specification, Revision 2.2, Dec. 18, 1998, 322 pages. [cited by applicant]
Exhibit 1032, Power Electronics: Converters, Applications, and Design, Second Edition, copyright 1995 by John Wiley & Sons, Inc., 37 pages. [cited by applicant]
Exhibit 1040, Texas Instruments, TPS51020, Dual, Voltage Mode, DDR Selectable, Synchronous, Step-Down Controller for Notebook System Power, SLUS564B, Jul. 2003 (revised Dec. 2003), 27 pages. [cited by applicant]
Exhibit 1041, Fairchild Semiconductor, FAN5026, Dual DDR/Dual-Output PWM Controller, Oct. 2005, 17 pages. [cited by applicant]
Exhibit 1042, Murata Manufacturing Co., Ltd, Power Supply Reference Guide for XILINX FPGAs, Sep. 2006, 33 pages. [cited by applicant]
Exhibit 1043, Murata Products, Power Supply Reference Guide for ALTERA FPGAs, Catalog No. DC-03-A, 2008, 40 pages. [cited by applicant]
Exhibit 1045, Jedec Standard, Double Data Rate (DDR) SDRAM Specification, JESD79, Jedec Solid State Technology Association, Jun. 2000, 77 pages. [cited by applicant]
Exhibit 1046, JEDEC Standard, DDR3 SDRAM Specification, JESD79-3A (Revision of JESD79-3), JEDEC Solid State Technology Association, Sep. 2007, 189 pages. [cited by applicant]
Exhibit 1048, Murata Manufacturing, DC-DC Converter Specification(DRAFT), MPD4S014S, Jan. 21, 2008, 11 pages. [cited by applicant]
Exhibit 1049, Micron, NAND Flash Memory, MT29F2G08AABWP/MT29F2G16AABWP, MT29F4G08BABWP/ MT29F4G16BABWP, MT29F8G08FABWP, copyright 2004 by Micron Technology, Inc., 57 pages. [cited by applicant]
Exhibit 1058, LENK, Simplified Design of Switching Power Supplies, Linear Technology, EDN Series for Design Engineers, copyright 1995 by Butterworth-Heinemann, 9 pages. [cited by applicant]
Exhibit 1061, Analog Devices, Super Sequencer with Margining Control and Auxiliary ADC Inputs, ADM1066, copyright 2006 by Analog Devices, Inc., 36 pages. [cited by applicant]
Exhibit 1062, Analog Devices, Analog Dialogue, vol. 40, No. 2, 2006, 24 pages. [cited by applicant]
Exhibit 1063, National Semiconductor, LMC6953, PCI Local Bus Supervisor, Oct. 1996, 12 pages. [cited by applicant]
Exhibit 1067, Lattice Semiconductor Corporation, LatticeXP Family Data Sheet, Version 04.2, Mar. 2006, 127 pages. [cited by applicant]
Exhibit 1068, Complaint for Declaratory Judgment of Non-Infringement and Unenforceability; Breach of Contract, filed Oct. 15, 2021, 82 pages. [cited by applicant]
Exhibit 1069, First Amended Complaint for Declaratory Judgment of Non-Infringement and Unenforceability; Breach of Contract, filed Jan. 18, 2022, 122 pages. [cited by applicant]
Exhibit 1071, Complaint, filed Dec. 20, 2021, 49 pages. [cited by applicant]
Exhibit 1072, The Samsung Defendants' Answer, filed Apr. 12, 2022, 37 pages. [cited by applicant]
Exhibit 1073, First Amended Complaint, filed May 3, 2022, 71 pages. [cited by applicant]
Exhibit 1075, IPR 2022-00999, Deposition of William Mangione-Smith, Ph.D. regarding U.S. Pat. No. 11,232,054, 245 pages, dated Jun. 12, 2023. [cited by applicant]
Exhibit 1076, IPR 2022-00999, redline comparing Declarations—Declaration of Dr. William Henry Mangione-Smith regarding U.S. Pat. No. 11,232,054, 165 pages, executed on Mar. 29, 2022. [cited by applicant]
Exhibit 1077, Netlist, Technology Tutorial: In the Matter of Certain Memory Modules and Components Thereof and Products Containing Same, Inv No. 337-TA-1023, May 8, 2017, 11 pages. [cited by applicant]
Exhibit 1078, Analog Devices, Step-Down DC-to-DC Controller, ADP1821, copyright 2005-2007 by Analog Devices, Inc., 24 pages. [cited by applicant]
Exhibit 2001, IPR 2022-00999, Declaration of Dr. Sunil P. Khatri regarding U.S. Pat. No. 11,232,054, 68 pages, executed on Sep. 8, 2022. [cited by applicant]
Exhibit 2003, BELLONI et al., 24.6 A 4-Output Single-Inductor DC-DC Buck Converter with Self-Boosted Switch Drivers and 1.2A Total Output Current, ISSCC 2008/ Session 24/ Analog Power Techniques/ 24.6, 2008 IEEE Interna… [cited by applicant]
Exhibit 2004, MA et al., Single-Inductor Multiple-Output Switching Converters With Time-Multiplexing Control in Discontinuous Conduction Mode, IEEE Journal of Solid-State Circuits, vol. 38, No. 1, Jan. 2003, pp. 89-100 … [cited by applicant]
Exhibit 2006, Micron, Technical Note: Power Solutions for DDR2 Notebook PCs, TN-47-05 DDR2 Power Solutions for Notebooks, copyright 2004 by Micron Technology, Inc., 16 pages. [cited by applicant]
Exhibit 2007, Texas Instruments, LP2996-N, LP2996A Ddr Termination Regulator, SNOSA40K, Nov. 2002 (revised Dec. 2016), 39 pages. [cited by applicant]
Exhibit 2008, Jameco Electronics, Jameco Part No. 843868, National Semiconductor: LP2996: DDR Termination Regulator, Jun. 2006, 19 pages. [cited by applicant]
Exhibit 2009, Jameco Electronics, Jameco Part No. 843930, National Semiconductor: LP2997: DDR-II Termination Regulator, Jun. 2006, 13 pages. [cited by applicant]
Exhibit 2010, National Semiconductor: LP2998: DDR-II and DDR-I Termination Regulator, Dec. 12, 2007, 18 pages. [cited by applicant]
Exhibit 2011, Bergveld, Battery Management Systems: Design by Modelling, copyright 2001 by Royal Philips Electronics N.V., 328 pages. [cited by applicant]
Exhibit 2012, Romo, DDR Memories: Comparison and Overview, NXP, pp. 70-73 (4 pages), Sep. 21, 2007. [cited by applicant]
Exhibit 2031, IPR 2022-00996, Declaration of Dr. William Henry Mangione-Smith regarding U.S. Pat. No. 11,016,918, 144 pages, executed on Mar. 28, 2023. [cited by applicant]
Paper 25, IPR 2022-00996, Petitioner's Reply to Patent Owner's Response, filed Jun. 20, 2023, 57 pages. [cited by applicant]
Exhibit 1014, Petition for Inter Partes Review of U.S. Pat. No. 8,301,833, filed Jun. 20, 2014, 69 pages. [cited by applicant]
Exhibit 1018, Petition for Inter Partes Review of U.S. Pat. No. 8,301,833, filed Jan. 13, 2017, 70 pages. [cited by applicant]
Exhibit 2013, JEDEC Standard No. 21-C, p. 4.20.3-1; PC133 SDRAM Unbuffered SO-DIMM, Reference Design Specification, Revision 1.02, 26 p. downloaded Aug. 16, 2022. [cited by applicant]
FBDIMM: Architecture and Protocol, JEDEC Standard JESD206.01, Jan. 2007, 128 pages. [cited by applicant]
ISL6537 “ACPI Regulator/Controller for Dual Channel DDR Memory Systems”, Renesas, 16 pages, Jul. 18, 2007, taken from internet on Apr. 16, 2024 from: https://www.renesas.com/us/en/document/dst/isI6537-datasheet. [cited by applicant]
NXP “Hardware and Layout Design Considerations for DDR Memory Interfaces”, Freescale Semiconductor, Inc., 48 pages, 2007, taken from internet on Apr. 16, 2024 from: https://www.nxp.com/docs/en/application-note/AN2582.pd… [cited by applicant]
TKDM “TKDM—A Reconfigurable Co-processor in a PC's Memory Slot”, Plessi, 8 pages, Dec. 17, 2003, taken from internet on Apr. 17, 2024 from: https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=615235db2bed5bb4… [cited by applicant]
ISL6534 “Dual PWM with Linear”, Renesas, 29 pages, Nov. 18, 2005, taken from internet on Apr. 16, 2024 from: https://dir.heisener.com/DatasheetDownload/ISL6534CV-TR5229.pdf. [cited by applicant]
Tong et al., “A System Level Implementation of Rijndael on a Memory-slot based FPGA Card”, Tong, 8 pages, Jan. 2003, taken from internet on Jun. 6, 2024 from: https://phwl.org/assets/papers/aes_fpt02.pdf. [cited by applicant]
National Semiconductor (Nov. 2006). LP3913 Power Management IC for Flash Memory Based Portable Media Players. Retrieved from https://datasheetspdf.com/pdf-file/572488/NationalSemiconductor/LP3913/1. See pp. 1-3. [cited by applicant]
Intersil (Dec. 2006). ISL6227 Dual Mobile-Friendly PWM Controller with DDR Option. Retrieved from http://pdfhtml.ic37.com/pdf_file_A/20200531/pdf_pdf/pdf5/INTERSIL/ISL6227_datasheet_647405/105904/ISL6227_datasheet.pdf. … [cited by applicant]
Xlinix (Jul. 2005). OPB Synchronous DRAM (SDRAM) Controller (v1.00e). Retrieved from https://datasheet.datasheetarchive.com/originals/library/Datasheet-080/DASF007621.pdf. See pp. 9 & 11. [cited by applicant]
Phillips (2003). New multimarket products quarterly highlights. Retrieved from https://datasheet.datasheetarchive.com/originals/library/Datasheets-DAV2/DSADA0022280.pdf. [cited by applicant]
Maxim (Sep. 2005). Buck Converters Proliferate in Handhelds as Features and Processing Power Increase. Retrieved from https://datasheet.datasheetarchive.com/originals/library/Datasheet-081/DASF0031684.pdf. [cited by applicant]
Keller, S. J. (2006). The Physical Design of the ILLIAC 6 Supercomputing Platform (Doctoral dissertation, University of Illinois at Urbana-Champaign). See pp. 12, 13 & highlighted sections. [cited by applicant]
Interstill (2004). Power Management Application Guide for Altera FPGAs. Retrieved from https://www.datasheetarchive.com/pdf/download.php?id=c9facaf95737a8327c7217fbff086b497d4f48&type=P&term=buck%2520SDRAM. See pp. 4 & … [cited by applicant]
Summit (2006). Application Note 59. Retrieved from https://www.datasheetarchive.com/pdf/download.php?id=a7ccb0edb0c2b62d33ea2ca63eeb31b0884da8&type=P&term=buck%2520SDRAM. See pp. 1, 3 & 4. [cited by applicant]
Analog Devices (2006). TlgerSHARC Embedded Processor ADSP-TS201S. [cited by applicant]
Renesas (2005). ISL6531 Datasheet. [cited by applicant]
Texas Instruments (2001). Designing for Small-Size, High Frequency Applications Using TPS546xx DC/DC Converters. [cited by applicant]
Intersil (2002). Powering DDR Memory in Desktop Computers and Datacomm Systems. Retrieved from https://datasheet.datasheetarchive.com/originals/library/Datasheet-02/DSA0031945.pdf. [cited by applicant]
Intel (2002). Mobile Intel® Pentium® 4 Processor-M and Intel® 845MP/845MZ Chipset Platform Design Guide. [cited by applicant]
Asus (2001). A7V133 A7V133-C jumperfree PC133/VC133 200/266MHZ Fsb Agp Pro/4X Socket A Motherboard User's Manual. [cited by applicant]
Trescases, O. (2007). Integrated Power-Supplies for Portable Applications. [cited by applicant]
Van Schaik, C. F. (2002). The Development of a Node for a Hardware Reconfigurable Parallel Processor (Master's thesis, University of Cape Town). [cited by applicant]
McPartland, R. J., Loeper, D. J., Higgins, F. P., Singh, R., MacDonald, G., Komoriya, G., . . . & Leung, C. W. (2000, May). SRAM Embedded Memory with Low Cost, Flash EEPROM-Switch-Controlled Redundancy. In Proceedings o… [cited by applicant]
Crisp, R. (1997). Direct Rambus Technology: The New Main Memory Standard. IEEE Micro, 17(6), 18-28. PC2-4200/ PC2-3200 DDR2. [cited by applicant]
PC2-4200/PC2-3200 DDR2 Registered Mini-DIMM. (Dec. 2006). Design Spec Rev. 2.0. Retrievable from https://www.jedec.org/standards-documents/docs/module-42014. [cited by applicant]
Cited By (1)
US 12,542,982