IP Library Granted Patent US 12,376,414
Granted Patent B2
US 12,376,414 · App. 17/791,524 · Granted Jul 29, 2025

Source wafer and method of preparation thereof

Inventor: Guomin Yu (Glendora, CA)
Assignee: Rockley Photonics Limited
H10F71/139H01S5/0203H10F77/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,376,414
App. No.
17/791,524
Granted
Jul 29, 2025
Kind
B2
Abstract

A source wafer for use in a micro-transfer printing process. The source wafer comprises: a substrate; a device coupon ( 110 ), including an optoelectronic device; and a breakable tether securing the device coupon to the substrate. The breakable tether includes one or more breaking regions which connect the breakable tether to the substrate.

Claims (37)

1. A source wafer for use in a micro-transfer printing process, the source wafer comprising:

a substrate;

a device coupon, including an optoelectronic device;

an air cavity extending around a periphery of the device coupon and extending from a bottom surface of the device coupon to the substrate; and

a breakable tether securing the device coupon to the substrate and comprising a different material than the substrate, the breakable tether including one or more breaking regions which connect the breakable tether to the substrate,

wherein a neck of a first breaking region of the one or more breaking regions extends away from the device coupon and across the air cavity along a first direction parallel to a plane of the substrate to a first adjacent portion of the breakable tether,

wherein the air cavity is between the neck and the substrate, and

wherein the neck is thinner, along a second direction perpendicular to the plane of the substrate, than the first adjacent portion, and the neck is narrower, along a third direction parallel to the plane of the substrate, than the first adjacent portion.

2. The source wafer of claim 1 , wherein each of the one or more breaking regions includes a neck of breakable tether material which extends across the air cavity between the device coupon and a tether street which at least partially surrounds the device coupon.

3. The source wafer of claim 1 , wherein each of the one or more breaking regions is thinner than adjacent portions of the breakable tether.

4. The source wafer of claim 1 , wherein each of the one or more breaking regions is narrower than adjacent portions of the breakable tether.

5. The source wafer of claim 1 , wherein the breakable tether includes a plurality of breaking regions which are disposed around the periphery of the device coupon.

6. The source wafer of claim 1 , wherein the device coupon is secured to the substrate only by the one or more breaking regions of the breakable tether.

7. The source wafer of claim 2 , further comprising a sacrificial layer between the tether street and the substrate.

8. The source wafer of claim 1 , wherein the optoelectronic device is formed of one or more III-V semiconductor materials.

9. The source wafer of claim 1 , wherein the optoelectronic device comprises a plurality of layers.

10. The source wafer of claim 1 , wherein the device coupon includes one or more protective outer layers.

11. The source wafer of claim 10 , wherein the protective outer layers include: an outer silicon dioxide layer, an intermediate silicon nitride layer, and an inner silicon dioxide layer.

12. The source wafer of claim 1 , wherein the one or more breaking regions are weaker than adjacent regions of the breakable tether.

13. The source wafer of claim 1 , wherein the optoelectronic device is an optoelectronic device selected from the group consisting of lasers, photodetectors, and electro-absorption modulators.

14. The source wafer of claim 1 , wherein the device coupon is spaced apart from the substrate by the air cavity, which extends entirely around the device coupon, wherein the one or more breaking regions bridge the air cavity to secure the device coupon to the substrate.

15. A method of preparing the source wafer of claim 1 for a micro-transfer printing process, the method comprising:

etching a precursor tether, disposed over at least a portion of the device coupon and substrate, to define the breakable tether.

16. The method of claim 15 , further comprising etching the substrate and/or device coupon so that the device coupon is secured to the substrate by the breaking regions of the breakable tether.

17. The method of claim 16 , wherein further etching the substrate and/or device coupon includes etching away a sacrificial layer located between the device coupon and the substrate.

18. The method of claim 15 , wherein etching the precursor tether includes an initial step of patterning the precursor tether to define the one or more breaking regions.

19. The method of claim 15 , further comprising a step of performing a plasma ashing process, to remove a portion of the breakable tether.

20. The method of claim 15 , further comprising a step of at least partially encapsulating the device coupon in a protective layer.

21. A method of fabricating an optoelectronic component via a micro-transfer printing process using the source wafer of claim 1 , comprising the steps of:

adhering the device coupon to a stamp;

lifting the device coupon away from the substrate, thereby breaking the breakable tether at the or each breaking region; and

printing the device coupon onto a platform wafer.

22. The source wafer of claim 1 , further comprising a tether street above the substrate and extending around the air cavity,

wherein the breakable tether includes a plurality of breaking regions, each of the breaking regions extending across the air cavity to connect the breakable tether to the substrate,

wherein the first breaking region extends across the air cavity along the first direction to the tether street,

wherein the neck of the first breaking region is between the first adjacent portion and a second adjacent portion of the first breaking region along the first direction, and the neck and the first and second adjacent portions of the first breaking region are each positioned between two openings along the third direction,

wherein the third direction is perpendicular to the first direction, and the neck is narrower, along the third direction than each of the first and second adjacent portions.

Assignments (5)
RELEASE OF PATENT SECURITY INTEREST - SUPER SENIOR INDENTURE - REEL/FRAME 061768/0082 Recorded Mar 19, 2023
From: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
To: ROCKLEY PHOTONICS LIMITED
Reel/Frame 063264/0416 →
RELEASE OF SECURITY INTEREST - REEL/FRAME 061604/0025 Recorded Mar 19, 2023
From: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
To: ROCKLEY PHOTONICS LIMITED
Reel/Frame 063287/0812 →
SECURITY INTEREST Recorded Mar 19, 2023
From: ROCKLEY PHOTONICS LIMITED
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
Reel/Frame 063287/0879 →
SECURITY INTEREST - SUPER SENIOR INDENTURE Recorded Oct 25, 2022
From: ROCKLEY PHOTONICS LIMITED
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
Reel/Frame 061768/0082 →
SECURITY INTEREST Recorded Oct 4, 2022
From: ROCKLEY PHOTONICS LIMITED
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
Reel/Frame 061604/0025 →
Continuity (2)
Provisional Application 62959669 · Jan 10, 2020
Related Publication 20230036209A1 · Feb 2, 2023
References Cited (44)
US 8889485B2 · Bower · 2014 [cited by examiner]
US 9217541B2 · Bathurst · 2015 [cited by examiner]
US 9368683B1 · Meitl · 2016 [cited by examiner]
US 9370864B2 · Bibl · 2016 [cited by examiner]
US 9640715B2 · Bower · 2017 [cited by examiner]
US 9761754B2 · Bower · 2017 [cited by examiner]
US 10832934B2 · Trindade · 2020 [cited by examiner]
US 10832935B2 · Bower · 2020 [cited by examiner]
US 10944034B2 · Kuo · 2021 [cited by examiner]
US 11088007B1 · Fecioru · 2021 [cited by examiner]
US 11398399B2 · Trindade · 2022 [cited by examiner]
US 11488943B2 · Bower · 2022 [cited by examiner]
US 11652082B2 · Cok · 2023 [cited by examiner]
US 11791446B2 · Sheng · 2023 [cited by examiner]
US 12006205B2 · Trindade · 2024 [cited by examiner]
US 12094851B2 · Cok · 2024 [cited by examiner]
US 20060063309A1 · Sugiyama · 2006 [cited by examiner]
US 20120313241A1 · Bower · 2012 [cited by examiner]
US 20150371874A1 · Bower et al. · 2015 [cited by applicant]
US 20160086855A1 · Bower et al. · 2016 [cited by applicant]
US 20160336488A1 · Bower · 2016 [cited by examiner]
US 20170256521A1 · Cok · 2017 [cited by examiner]
US 20180042110A1 · Cok · 2018 [cited by examiner]
US 20180174910A1 · Bower · 2018 [cited by examiner]
US 20180286734A1 · Meitl · 2018 [cited by examiner]
US 20180301872A1 · Burroughs et al. · 2018 [cited by applicant]
US 20190051552A1 · Bower · 2019 [cited by examiner]
US 20190189851A1 · He · 2019 [cited by examiner]
US 20190300289A1 · Cok · 2019 [cited by applicant]
US 20190385885A1 · Trindade · 2019 [cited by examiner]
US 20200243714A1 · Chang · 2020 [cited by examiner]
US 20210043816A1 · Bower · 2021 [cited by examiner]
US 20210359162A1 · Niwa · 2021 [cited by examiner]
JP 2010504649A · 2010 [cited by applicant]
JP 2018506850A · 2018 [cited by applicant]
International Search Report and Written Opinion of the International Searching Authority, mailed Apr. 26, 2021, corresponding to PCT/EP2021/050304, 15 pages. [cited by applicant]
Lerner, R. et al., “Heterogeneous Integration of Microscale Gallium Nitride Transistors by Micro-Transfer-Printing”, 2016 IEEE 66 [cited by applicant]
U.K. Intellectual Property Office Examination Report, dated Feb. 3, 2022, for Patent Application No. GB2100271.2, 4 pages. [cited by applicant]
U.K. Intellectual Property Office Examination Report, dated Jun. 10, 2022, for Patent Application No. GB2100271.2, 4 pages. [cited by applicant]
U.K. Intellectual Property Office Search and Examination Report, dated Jun. 11, 2021, for Patent Application No. GB2100271.2, 9 pages. [cited by applicant]
Japanese Notification of Office Action, for Patent Application No. 2022-542382, dated Jul. 30, 2024, 6 pages. [cited by applicant]
Machine English translation for Japanese Notification of Office Action, for Patent Application No. 2022-542382, dated Jul. 30, 2024, 5 pages. [cited by applicant]
Japanese Notification of Office Action, and Partial English translation, for Patent Application No. JP 2022-542382, mailed Nov. 12, 2024, 7 pages. [cited by applicant]
Communication pursuant to Article 94(3) EPC for Patent Application No. 21 702 162.5, mailed Apr. 1, 2025, 7 pages. [cited by applicant]