IP Library Granted Patent US 12,386,035
Granted Patent B2
US 12,386,035 · App. 17/819,002 · Granted Aug 12, 2025

Semiconductor chip and device and method for driving at least one channel for a radar signal

Inventors: Christian Schmid (Linz, AT); Rainer Findenig (Linz, AT); Bernhard Greslehner-Nimmervoll (Hagenberg, AT)
Assignee: Infineon Technologies AG
G01S7/4004G01S7/03G01S7/35G01S13/87G01S7/4056
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,386,035
App. No.
17/819,002
Granted
Aug 12, 2025
Kind
B2
Abstract

A semiconductor chip comprising at least one transmit channel and/or at least one receive channel for radar signals and also a sequencing circuit is proposed. In this case, the sequencing circuit is configured centrally to determine a sequencing scheme for time-dependent functions of the transmit channel and/or of the receive channel and to drive circuit elements of the transmit channel and/or of the receive channel in accordance with the sequencing scheme.

Claims (56)

1. A semiconductor radar chip, comprising:

a transmit channel configured to transmit a frequency modulated continuous wave radar signal comprising a plurality of frequency ramps; and

a sequencing circuit configured to use loop instructions generating a number of loop iterations and frequency information to determine a sequencing scheme for time-dependent functions of the transmit channel and to drive circuit components of the transmit channel in accordance with the sequencing scheme, wherein the circuit components of the transmit channel are driven repeatedly in accordance with the number of loop iterations in order to generate the plurality of frequency ramps, and wherein each frequency ramp, of the plurality of frequency ramps, is assigned to a loop iteration of the number of loop iterations.

2. The semiconductor radar chip of claim 1 , wherein a loop body is generated for each loop of the number of loop iterations, and wherein the circuit components of the transmit channel are driven repeatedly in accordance with the number of loop iterations based on the loop body.

3. The semiconductor radar chip of claim 1 , wherein the frequency information is updated during an execution of the number of loop iterations.

4. The semiconductor radar chip of claim 3 , wherein the frequency information is updated during the execution of the number of loop iterations by shifting a start frequency and stop frequency.

5. The semiconductor radar chip of claim 1 , further comprising:

a receive channel, wherein the sequencing circuit is configured to drive circuit elements of the receive channel in accordance with the sequencing scheme.

6. The semiconductor radar chip of claim 1 , wherein the sequencing circuit is configured to use deactivation information to determine the sequencing scheme, wherein the deactivation information indicates that the transmit channel to be deactivated.

7. The semiconductor radar chip of claim 1 , wherein the loop instructions are executed in an instruction-processing unit with a specific instruction set for determining the sequencing scheme.

8. The semiconductor radar chip of claim 1 , wherein the semiconductor radar chip is configurable to generate a trigger signal to trigger a second sequencing circuit of a second semiconductor radar chip, wherein the second sequencing circuit of the second semiconductor radar chip is configured to generate a second number of loop iterations and second frequency information to determine a second sequencing scheme for second time-dependent functions of a second transmit channel of the second semiconductor radar chip and to drive second circuit elements of the second transmit channel in accordance with the second sequencing scheme.

9. The semiconductor radar chip of claim 1 , wherein the sequencing circuit comprises a plurality of registers including:

a first register storing one or more configuration parameters for the circuit components, and

a second register storing one or more frequency parameters for a signal section associated with the plurality of registers.

10. A system, comprising:

a first semiconductor chip comprising:

a transmit channel for processing a first radar signal; and

a sequencing circuit configured to use loop instructions generating a number of loop iterations and frequency information to determine a sequencing scheme for time-dependent functions of the transmit channel and to drive circuit elements of the transmit channel in accordance with the sequencing scheme; and

a second semiconductor chip comprising:

a second transmit channel for processing a second radar signal; and

a second sequencing circuit configured to receive a trigger signal from the first radar signal and generate a second number of loop iterations and second frequency information to determine a second sequencing scheme for second time-dependent functions of the second transmit channel and to drive second circuit elements of the second transmit channel in accordance with the second sequencing scheme.

11. The system of claim 10 , wherein at least one of:

the transmit channel is configured to transmit a frequency modulated continuous wave radar signal comprising a plurality of frequency ramps, the circuit elements of the transmit channel are driven repeatedly in accordance with the number of loop iterations in order to generate the plurality of frequency ramps, or

the second transmit channel is configured to transmit a second frequency modulated continuous wave radar signal comprising a second plurality of frequency ramps, the second circuit elements of the second transmit channel are driven repeatedly in accordance with the second number of loop iterations in order to generate the second plurality of frequency ramps.

12. The system of claim 11 , wherein at least one of:

each frequency ramp, of the plurality of frequency ramps, is assigned to a loop iteration of the number of loop iterations, or

each frequency ramp, of the second plurality of frequency ramps, is assigned to a second loop iteration of the second number of loop iterations.

13. The system of claim 11 , wherein at least one of:

a loop body is generated for each loop of the number of loop iterations, and the circuit elements of the transmit channel are driven repeatedly in accordance with the number of loop iterations based on the loop body, or

a second loop body is generated for each loop of the second number of loop iterations, and the second circuit elements of the second transmit channel are driven repeatedly in accordance with the second number of loop iterations based on the second loop body.

14. The system of claim 11 , wherein at least one of:

the frequency information is updated during an execution of the number of loop iterations, or

the second frequency information is updated during an execution of the second number of loop iterations.

15. The system of claim 10 , wherein at least one of the first semiconductor chip or the second semiconductor chip further comprises:

a receive channel for processing at least one the first radar signal or the second radar signal,

wherein at least one of:

the sequencing circuit is configured to drive circuit elements of the receive channel in accordance with the sequencing scheme, or

the second sequencing circuit is configured to drive circuit elements of the receive channel in accordance with the second sequencing scheme.

16. The system of claim 10 , wherein at least one of:

the sequencing circuit is configured to use deactivation information, indicating that the transmit channel is to be deactivated, to determine the sequencing scheme, or

the second sequencing circuit is configured to use second deactivation information, indicating that the second transmit channel is to be deactivated, to determine the second sequencing scheme.

17. The system of claim 10 , wherein the loop instructions are executed in an instruction-processing unit with a specific instruction set for determining the sequencing scheme.

18. A method, comprising:

transmitting a frequency modulated continuous wave radar signal comprising a plurality of frequency ramps;

generating, based on loop instructions, a number of loop iterations and frequency information;

determining, based on the number of loop iterations and frequency information, a sequencing scheme for time-dependent functions of a transmit channel; and

driving, based on the sequencing scheme, circuit components of the transmit channel in accordance with the sequencing scheme to generate the plurality of frequency ramps, wherein each frequency ramp, of the plurality of frequency ramps, is assigned to a loop iteration of the number of loop iterations.

19. A semiconductor radar chip, comprising:

a transmit channel for transmitting a frequency modulated continuous wave radar signal comprising a plurality of frequency ramps; and

a sequencing circuit configured to use loop instructions generating a number of loop iterations and frequency information to determine a sequencing scheme for time-dependent functions of the transmit channel and to drive circuit components of the transmit channel in accordance with the sequencing scheme,

wherein the circuit components of the transmit channel are driven repeatedly in accordance with the number of loop iterations in order to generate the plurality of frequency ramps, and

wherein at least one of:

a loop body is generated for each loop of the number of loop iterations, wherein the circuit components of the transmit channel are driven repeatedly in accordance with the number of loop iterations based on the loop body, or

the frequency information is updated during an execution of the number of loop iterations by shifting a start frequency and stop frequency.

20. The semiconductor radar chip of claim 19 , further comprising:

a receive channel, wherein the sequencing circuit is configured to drive circuit elements of the receive channel in accordance with the sequencing scheme.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2022
From: SCHMID, CHRISTIAN; FINDENIG, RAINER; GRESLEHNER-NIMMERVOLL, BERNHARD
To: INFINEON TECHNOLOGIES AG
Reel/Frame 060780/0229 →
Priority Claims (1)
DE 102018103088.6 · Feb 12, 2018 · national
Continuity (2)
Continuation 16262987 · Jan 31, 2019
Related Publication 20220381880A1 · Dec 1, 2022
References Cited (30)
US 4540985A · Clancy et al. · 1985 [cited by applicant]
US 6177904B1 · Coenen et al. · 2001 [cited by applicant]
US 8513989B1 · Martin et al. · 2013 [cited by applicant]
US 10509104B1 · Dato · 2019 [cited by examiner]
US 10530611B1 · Manglani et al. · 2020 [cited by applicant]
US 11035928B2 · Subburaj et al. · 2021 [cited by applicant]
US 11428779B2 · Schmid et al. · 2022 [cited by applicant]
US 20070178946A1 · Palum et al. · 2007 [cited by applicant]
US 20140049423A1 · De et al. · 2014 [cited by applicant]
US 20150002328A1 · Vaucher et al. · 2015 [cited by applicant]
US 20150074293A1 · Nagata · 2015 [cited by applicant]
US 20150153445A1 · Jansen · 2015 [cited by applicant]
US 20160018511A1 · Nayyar et al. · 2016 [cited by applicant]
US 20160025844A1 · McKitterick et al. · 2016 [cited by applicant]
US 20160352388A1 · Lane · 2016 [cited by applicant]
US 20170033919A1 · Sachse et al. · 2017 [cited by applicant]
US 20170090015A1 · Breen et al. · 2017 [cited by applicant]
US 20170139036A1 · Nayyar et al. · 2017 [cited by applicant]
US 20180024233A1 · Searcy et al. · 2018 [cited by applicant]
US 20180115409A1 · Nayyar · 2018 [cited by examiner]
CN 101977021A · 2011 [cited by applicant]
CN 102435981A · 2012 [cited by applicant]
CN 104251984A · 2014 [cited by applicant]
CN 104793189A · 2015 [cited by applicant]
CN 106537170A · 2017 [cited by applicant]
CN 106574967A · 2017 [cited by applicant]
WO 2005093462A1 · 2005 [cited by applicant]
Youxun, K., et al., “Radar Signal Generation System Based on DDS technology,” 2006. [cited by applicant]
Koh, K.J., and Rebeiz, G.M., “A Q-Band Phased-Array Front-End with Integrated Wilkinson Couplers for Linear Power Combining in SiGe BiCMOS,” IEEE BCTM 11.4, 2008, 4 pages. [cited by applicant]
Pang, J., “Implementation of Channelization and Digital Beamforming of Wideband Radar on FPGA,” A thesis submitted to Xidian University, Dec. 2014, 82 pages. [cited by applicant]
Cited By (1)
US 12,463,340