IP Library › Granted Patent US 12,388,062
Granted Patent B2
US 12,388,062 · App. 17/956,653 · Granted Aug 12, 2025

Electronic package and manufacturing method thereof

Inventors: Wen-Jung Tsai (Taichung, TW); Chih-Hsien Chiu (Taichung, TW); Chin-Chiang He (Taichung, TW); Ko-Wei Chang (Taichung, TW); Chien-Cheng Lin (Taichung, TW)
Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.
H01L25/165H01L21/56H01L23/3121H01L23/49811H01L23/552H01L23/585
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,388,062
App. No.
17/956,653
Granted
Aug 12, 2025
Kind
B2
Abstract

An electronic package is provided and includes at least one electronic element, at least one first conductive structure and a second conductive structure disposed on one side of a carrier structure with at least one circuit layer, and an encapsulation layer covering the electronic element, the first conductive structure and the second conductive structure, where the first conductive structure is exposed from the encapsulation layer to externally connect required elements according to functional requirements.

Claims (31)

1. An electronic package, comprising:

a carrier structure having at least one circuit layer and being defined with a first side and a second side opposing the first side;

at least one second electronic element disposed on the second side of the carrier structure and electrically connected to the circuit layer;

at least one first conductive structure disposed on the second side of the carrier structure and electrically connected to the circuit layer;

an encapsulation layer formed on the second side of the carrier structure to cover the second electronic element and the first conductive structure, the encapsulation layer being defined with a first encapsulation portion and a second encapsulation portion that are integrally formed, wherein the second electronic element is located in the first encapsulation portion, and the first conductive structure is located in the second encapsulation portion, wherein a height of the first encapsulation portion is greater than a height of the second encapsulation portion, and the first conductive structure is exposed from the second encapsulation portion; and

a second conductive structure disposed on the second side of the carrier structure and between the first encapsulation portion and the second encapsulation portion, electrically connected to the circuit layer, and having a composition different from a composition of the first conductive structure.

2. The electronic package of claim 1 , wherein the first conductive structure is a solder ball or a metal pillar.

3. The electronic package of claim 1 , wherein the second conductive structure is a conductive adhesive.

4. The electronic package of claim 1 , wherein a portion of a surface of the second side of the carrier structure is exposed from the encapsulation layer to connect to an electronic connector.

5. The electronic package of claim 1 , wherein the first encapsulation portion has a contour in concave-convex shape.

6. The electronic package of claim 1 , further comprising a circuit structure carrying the first conductive structure and disposed on the second side of the carrier structure.

7. The electronic package of claim 1 , further comprising:

at least one first electronic element disposed on the first side of the carrier structure and electrically connected to the circuit layer; and

a circuit board disposed on the first side of the carrier structure and electrically connected to the circuit layer.

8. The electronic package of claim 7 , wherein the circuit board is in a form of a ring frame.

9. The electronic package of claim 7 , further comprising a plurality of conductive elements formed on the circuit board to connect to an electronic device.

10. The electronic package of claim 1 , further comprising a shielding structure formed on the encapsulation layer and electrically connected to the second conductive structure.

11. A method of manufacturing an electronic package, comprising:

providing a carrier structure having at least one circuit layer, the carrier structure being defined with a first side and a second side opposing the first side;

disposing at least one second electronic element and at least one first conductive structure on the second side of the carrier structure, wherein the second electronic element and the first conductive structure are electrically connected to the circuit layer;

forming an encapsulation layer on the second side of the carrier structure to cover the second electronic element and the first conductive structure, the encapsulation layer being defined with a first encapsulation portion and a second encapsulation portion that are integrally formed, wherein a height of the first encapsulation portion is greater than a height of the second encapsulation portion, wherein the second electronic element is located in the first encapsulation portion, and the first conductive structure is located in the second encapsulation portion and exposed from the second encapsulation portion; and

forming a second conductive structure on the second side of the carrier structure and between the first encapsulation portion and the second encapsulation portion, wherein the second conductive structure is electrically connected to the circuit layer, and has a composition different from a composition of the first conductive structure.

12. The method of claim 11 , wherein the first conductive structure is a solder ball or a metal pillar.

13. The method of claim 11 , wherein the second conductive structure is a conductive adhesive.

14. The method of claim 11 , wherein a portion of a surface of the second side of the carrier structure is exposed from the encapsulation layer to connect to an electronic connector.

15. The method of claim 11 , wherein the first encapsulation portion has a contour in concave-convex shape.

16. The method of claim 11 , further comprising disposing a circuit structure carrying the first conductive structure on the second side of the carrier structure.

17. The method of claim 11 , further comprising disposing at least one first electronic element and a circuit board on the first side of the carrier structure, wherein the first electronic element and the circuit board are electrically connected to the circuit layer.

18. The method of claim 17 , wherein the circuit board is in a form of a ring frame.

19. The method of claim 17 , further comprising forming a plurality of conductive elements on the circuit board to connect to an electronic device.

20. The method of claim 11 , further comprising forming a shielding structure on the encapsulation layer, wherein the shielding structure is electrically connected to the second conductive structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2022
From: TSAI, WEN-JUNG; CHIU, CHIH-HSIEN; HE, CHIN-CHIANG; CHANG, KO-WEI; LIN, CHIEN-CHENG
To: SILICONWARE PRECISION INDUSTRIES CO., LTD.
Reel/Frame 061261/0286 →
Priority Claims (1)
TW 111129376 · Aug 4, 2022 · national
Continuity (1)
Related Publication 20240047440A1 · Feb 8, 2024
References Cited (3)
US 20150325529A1 · Choi · 2015 [cited by examiner]
US 20180090449A1 · Jeong · 2018 [cited by examiner]
US 20190103365A1 · Singh · 2019 [cited by examiner]